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I. INTRODUCTION
This report defines the design and implementation of a space vehicle onboard
Command Encoder brassboard, and test set.
Background
The requirement to generate commands onboard a manned space vehicle for transmission
to another space vehicle has not been implemented in any of the manned space prog-
rams to date. The advent of vehicles like the Shuttle and space station with the
capability to deploy, retrieve, and control a variety of detached payloads and
satellites necessitates the development of an onboard command encoder.
The primary function of the Command Encoder is to accept input commands, generated
either locally onboard the Space Shuttle or remotely from the ground, format and
encode the commands in accordance with the payload's input requirements and
appropriately modulate a subcarrier for transmission by the baseband rf modulator.
Figure 1-1 depicts a simplified block diagram of the Command Encoder's interfaces,
Onboard commands are generated onboard the Shuttle and routed by the Auxiliary
Computer to the Command Encoder; while ground originated commands are received
via the Uplink channel and moved through the Auxiliary Computer to the Command
Encoder. (Note: It is assumed that the data bus feeding the Command Encoder
is under control of the Auxiliary Computer.) The Command Encoder accepts the
commands on a priority basis and outputs them to the appropriate payload via the
crosslink channel. The payload, in turn, acknowledges the command by transmitting
either an acknowledgement or bit-by-bit validation message, via the telemetry link
and Performance Monitor System (PINS), back to the Command Encoder where the
status of each message block is kept. Also available is an internal bit-by-bit
validation path (echo check) to enhance message transmission error detection.
To be effective, the onboard encoder must be compatible with the command systems
and techniques currently used/or to be used by NASA and other government organi-
zations. These systems are currently implemented in ground hardware operating
in controlled environments. Under NASA contract NAS 9-18498, Space Shuttle On-
board Command Encoder Design Definition Study, a flexible encoder system was
designed. This report covers the implementation of the encoder design int^
hardware to demonstrate the various encoding algorithms/code formats, and jiIodu-
lation techniques in asingle hardware package, to maintain comparable reliability
and link integrity of the existing command systems, and to integrate the various
techniques into a single design using current technology.
......_.._ . K
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Section 11, Part A of this document, covers the Command Encoder system design,
while Part B defines the brassboard hardware design. Parts C and D cover the
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test set hardware and sytem packaging, respectively. The software required for
both the Command Encoder brassboard and test set is described in Section III.
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II. COMMAND ENCODER
A. SYSTEM DESIGN
1.0 BASIC CONCEPT
The Command Encoder Design is comprised of two conceptually distinct units -
the Coding and Format Generation Unit; and the Modulator Unit (see Figure
1-1). The Coding and Format Generation Unit accepts commands on a priority
basis, encodes them, places them in the proper format and passes the encoded
data on to the Modulator Unit. In addition, it also:
a. Keeps track of which messages have been verified and which have not,
b. retains all information until it has been verified, and
c. retransmits any information not verified within a specified time.
The Modulator Unit, in turn, appropriately modulate a subcarrier with the
encoded data in accordance with the selected payload's input requirements.
The Coding and Format Generation Unit is capable of generating 19 different
types (6 NASA and 13 DOD) of commands, and is sufficiently flexible to
accommodate new encoding techniques. In addition, NASA1 commands may be
time multiplexed with digital voice data, and all DOD commands are passed
through the encrypter interface. The Modulator Unit employs five modula-
tion techniques (tone, tone digital, PCM/PSK [NRZ], PCM/PSK [BI-0-L] and
PCE4/FSK) to support anticipated DOD and NASA command system requirements.
A transparent data mode is accepted in all command types except NASA3 and
NASA4. When specified, the formatting function of the Command Encoder is
bypassed and the command data block contained in the buffer memory is pro-
cessed exactly as if it were formatted data.
Telemetry validation techniques consist of operator-selectable bit-by-bit
validation, acknowledgement and echo checks. This validation information
comes back across the Data Bus and when necessary is compared with th.;
transmitted information stored in the Coding and Format Generation Unit.
2.0 COMMAND ENCODER FUNCTIONAL DESCRIPTION
Inputs to the Commland Encoder are received from the following sources:
(a) Auxiliary Computer; (b) Performance Monitor System (fax verification
feedback), (c) operator controls (for manual operation), and (d) delta
voice modulator (digital voice). Inputs (a) to (c) utilize a common
interface bus under Auxiliary Computer control, while (d) utilizes a
separate interface. The only system outputs are a baseband modulated wave-
form to the crosslink rf system, and status information as requested by the
Auxiliary Computer. In addition, an input/output Encrypter interface is
provided for DOD missions. Figure 2-1 is a detailed functional block
diagram of the Command Encoder.
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2.0 (Command Encoder Functional Description, Continued)
The Coding and Format Generation Unit is comprised of a two-port memory, an
off-the-shelf Raytheon Microprocessor, BCH encoder, DOD encrypter and
digital voice interfaces, and a priority interrupt network. The two-port
memory provides dedicated storage locations for all information transmitted
to and from the Auxiliary Computer simulator, and working storage for the
Microprocessor.
The Microprocessor interprets input commands, performs the necessary format-
ting and encoding, and appropriately drives the multi-mode Modulator Unit.
The BCH encoder consists of special purpose hardware to implement the other-
wise time-consuming BCH encoding algorithm. The DOD encrypter interface is
a full--duplex ternary, serial channel between the Command Encoder and encryp-
ter simulator. The digital voice interface accumulates the 32 KHz serial
digital voice information and forms 16 bit words for processing by the
Microprocessor. The priority interrupt network minimizes the Micropr"essor's
response time and facilitates the handling of asynchronous events.
The Modulator Unit is a stand-alone, multi-mode waveform generator which,
upon demand from the Microprocessor, digitally synthesizes the crosslink
output. The Modulator Unit is treated as a peripheral device to the Micro-
processor. It's interface requirements are satisfied by specifying:
a. A control word (operational mode, phase shift, etc.)
b. The subcarrier frequency
c. The modulation frequency
d. The symbol time duration
Once transmission is initiated, a modulator interrupt signals any cycle up-
date.
2.1 Functional, Operation
A simplified Overall Operational Flow Diagram of the Command Encoder is pre-
sented in Figure 2-2. The term Command Channel refers to the path over which
command data is presented to the Command Encoder. Regardless of the origin
of this data, it is physically transmitted from the Auxiliary Computer
(Simulator in the Test Set) over the Data Bus to the Command Encod(,r. The
PMS Channel presents the telemetry feedback information, receive' by the
Performance Monitor System, to the Command Encoder. This information also
is transmitted over the Auxiliary Computer Data Bus. All communication over
this bus is initiated by the Auxiliary Computer which addresses the desired
peripheral device (e.g., the Command Encoder) and indicates the consecutive
locations in the device's input memory into which the associated information
is to be written, or from which it is to be read onto the bus.
As can be seen from the flow diagram, once the presence of a new command is
detected, the Auxiliary Computer first reads the memory location in the
Command Encoder containing the status word and if a not-busy condition is
indicated, the computer writes appropriate information into the instruction,
2-4
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2.1 (Functional Operation, Continued)
data block and Command Channel Message locations of the Command Encoder's
input memory. Receipt of the Command Channel Message precipitates an Input
Interrupt which initiates the processing of the new command by the Coding
and Format Generation Unit. The status word is updated by this Unit and the
new command information is moved to a working area where the various in-
struction fields are disassembled and decoded. Then a service routine is
entered to initialize the Modulator Unit and transmit the command message
block utilizing the appropriate modulation technique. Once the complete
block has been transmitted, the Modulator Unit is set-up to time out 30 ms
(validation response overdue time).
Meanwhile, when the Auxiliary Computer detects the presence of telemetry
feedback, the computer checks the status of the PMS Buffer, writes the
telemetry validation information into the input memory, and issues a PMS
Channel Message which generates the PMS Interrupt for the Coding and Format
Generation Unit. Subsequently, the interrupt causes the Command Encoder to
perform the operator-selected validity checks an+i appropriately update it's
status words.
If the command contains more than one data block, the Auxiliary Computer,
which periodically checks the Command Channel Status, is now permitted to
forward the next data block to the Command Encoder. Again ; the Input
Intrrupt is generated and the Coding and Format Generation Unit assembles
the command, serially outputs the command message through the Modulator Unit
and awaits the telemetry feedback. This Update Sequence continues until all
data blocks have been transmitted or a validity check failure is detected
(due to erroneous feedback or no feedback within 30 ms). If so indicated
in the Command Instruction, the failed block is retransmitted, and if a
"hard-failure" is detected, the command is aborted and the status is updated
to indicate the failure.
The presence of higher priority commands within tha Auxiliary Computer re-
quires the issuance of an additional "HIPRI 11 Command Channel Message before
the initial sequence is started, in order to affect an orderly abortion of
the command presently in progress.
2.2 Test Set Design
The test set permits complete input to output real-time validation of the
Command Encoder system performance. The use of hardware identical to that
in the Command Encoder and in other Raytheon off-the-shelf equipment mini-
mizes the development cost while still providing system flexibility.
As shorn in Figure 2-3, the test set is comprised of an Auxiliary Computer
Simulator (Microproci,;ssor), a Command Encoder output interface simulator and
a Local Control Panel.
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2.2.1 Auxiliary Computer Simulator
The Auxiliary Computer Simulator consists of a Microprocessor identical
to that in the Command Encoder, 6K words of semiconductor memory, a
paper tape reader, and a TTY interface. The Microprocessor and memory
emulate the Auxiliary Computer and the Microprocessor-standard paper
tape reader provides a program back-up storage media for the volatile
semiconductor memory.
The onboard command encoder serial data bus interface is simulated
with the parallel data address and control signals between the test
set microprocessor and the command encoder two-port memory.
The Microprocessor generates all the Command Words, Command Instructions,
and Command Data Words sent over the data bus to the Command Encoder.
The operator can designate the intended payload address and specify
the types of verification requited, the message block length, priority,
number of blocks to be transmitted, the number of retransmissions to be
attempted, etc., through the TTY at the beginning of each run. The
operator can also specify any one of five modes for generating the
actual data to be transmitted: (1) all zeros data;(2) all-ones data;
(3) alternating zeros and ones; (4) counting reference data (i.e. the
references 00...000, 00...001, 00...010, etc.); and (5) arbitrary
patterns entered by operator.
The Microprocessor also simulates the Performance Monitoring Subsystem
(PMS) by generating the appropriate message validations. In order to
exercise the Command Encoder's retransmission and status generation
capability, the operator can designate which message words are not to be
properly acknowledged (e.g. the 8th word, the 6th word in each block,
or every 10th word). The FMS will then generate an improper acknowledge-
ment (i.e. will insert a bit error in the case of bit-by-bit validation
or will otherwise fail to acknowledge the transmitted message within
the allotted 30 cosec interval).
In addition, the Microprocessor records in specified memory locations
pertinent data concerning each run (e.g. Ntunber of message blocks re-
ceived, last 256 bits received, number of received retransmissions, re-
sults of Auxiliary Computer railiire analysis, etc.). Any disparity
between the received data and that actually anticipated by tl ►e Micro-
processor at any time during a run causes a program halt, thereby
allowing the operator to diagnose the difficulty by reading the
appropriate memory locations in both the Auxiliary Computer Simulator
and the Command Encoder Microprocessor.
The paper tape reader, Remex RRS7300, is designed to permit the reading
of 5, 6, 7 or 8 level perforated tape by the Microprocessor. It can
operate under interrupt control (with address vectors to the appropriate
interrupt service subroutines), or under program control via the "SKIP"
line. Tape read rate is 300 characters per second, and tape handling
is via self contained reels.
2-8
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2.2.2 CE Output Interface Simulator
This interface simulator consists of an encrypter simulator, a digital
voice generator, a BCH encoder and a set of baseband demodulators
All but the BCH encoder are unique to the CE test set (the encoder is
identical to that in the'Command Encoder). These devices are described
briefly in the following paragraphs.
Encrypter Simulator
The primary function of the encrypter simulator is to only verify the
operation of the interface signals. Accordingly, the interface simply
contains logic that, under control of the test set operator, either
repeats or inverts the incoming DOD data, and retransmits it back to the
CE.
Digital Voice Generator
The digital voice generator enables the Microprocessor to simulate
digital voice in the NASA1 output data stream and hence compare the
received baseband demodulator output with that transmitted. The
operator can specify one of three available data patterns: 0101...,
00110011..., mid walking bits.
BCH Encoder
An encoder is included in the Test Set to facilitate checking the de-
modulated BCH encoded NASA1 command types. Closed-loop checking of the
received NASA1 commands requires the regeneration of the appended
parity check bits. The information bits (addresses and data) are
checked, as they are for all modulation formats, by retaining a copy
of the transmitted command instruction and data in the Auxiliary Com-
puter simulator. The 48-bit formatted command is recycled through an
encoder and the resultant parity bits compared with those in the trans
mitted command.
Baseband Demodulators and Demodulator Interface
The baseband demodulators and demodulator interface provide all the nec-
essary demodulation and data formatting for interfacing the Command
Encoder Modulator and the CE Test Set Microprocessor, Figure 2-4
illustrates the functional partitioning of the demodulator. The Input
Section contains the analog and digital circuits for converting the
seven modulation formats to either serial or parallel NRZ data. The
Interface section provides the NRZ serial/parallel conversion, sync
detection, mode control, and Microprocessor bus interface. This par-
titioning utilizes existing Microprocessor interface designs and em-
phasizes mode-snaring logic in the demodulators.
The purpose of the Test Set is to verify that the desired waveforms are
being generated, not to measure the performance attainable when each of
2-9
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(Baseband Demodulators and Demodulator Interface, Continued)
these modulation schemes are used in the presence of noise. Accordingly,
the Test Set demodulators are not designed to approximate ideal matched
filters; rather they are designed to measure crucial waveforms parameters
(e.g. zero-crossing and when relevant, amplitude peaks). The resulting
demodulators, while decidedly subcptimum so far as noise-rejection is
concerned, demodulate the correct information only if the received
waveform closely retains it's shape.
2.3 Input Message Formats
The original Auxiliary Computer to Input Interface Unit message formats are
summarized in Figure 2-5. The data bus message sequence for the transfer of
data to the Command Encoder consisted of one Command Word followed by 1 to 32
data words. The CE MEMORY ADDRESS field specified an address in the CE mem-
ory which was to be the starting address for the requested transfer.
Communication between the Auxiliary Computer simulator and the CE is over a
16-bit bilateral data bus with addressing provided on a 16-bit unilateral
bus. The CE Interface is one port of the two port random access memory.
All 1/0 to the CE two port RAM is indirect, with the specified address con-
taining the starting address. The range of addressable locations is thereby
expanded from 511 to the entire CE memory.
Double buffering of data blocks received from the Auxiliary Computer simulator
is provided. To affect the buffering within a reasonable time, a buffer
swapping approach is used.
2.3.1 CE Command Instruction (CI}
Four sequential memory locations are required for the storage of the
64-bit CE command instructions issued over the onboard command channel.
Bits 1-16, 17-32, 33-48, 49-64 utilize bits 1-16 of the first, bits
1-16 of the second, bits 1-16 of the third word, and bits 1-16 of the
fourth word, respectively.
2.3.2 CE Data
The Command Instruction specifies a file of data to be processed by the
CE. The file is composed of up to 511 blocks (file length = block count).
RAYTHEON COMPANY RAYTHEON'
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22 23
	 27 29
CE MEMORY
	 BLOCK	 PAADDRESS	 LENGTH
Ta 2% 	 'a	 27	 22
DATA CE PATTERN CHECKDATA PARITYSYNC ADDRESS t	 0	 1
RESPONSE DATA WORD FORMAT
1	 3 4	 a 9	 24 25 	26 27	 28
DATA CE PWRSYNC ADDRESS DATA	 I STATUS -. JVALBETE PARITY
Figure 2-3. Summary of Message Formats
N	 I Command Ward (C%V)t
N	 The Command Word will contain the following information:
Bits Field Description
1	 -	 3 Command Sync - 'Three-bit code for a Command Word Sync.
3 - 8 CE Address - Five-bit code which identifies that the CE must
respond to the transmitted Command Word.
9	 -	 13 diode Cantrol Field	 -	 Five-bit code used for determining the
operational morle of the GE as follows-
9 - Return Received Command Data Word
0 10 - Send BITE StatusII	 -	 Master Reset
I2 -	 Transmit /Receive
13 -	 Address
	 -	 Identifies when r:E Memory Address specifies(ti input/output buffer memory location or the external con-
A& trol register within the Coding and Format Generation Unit.
f
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 Field Description
14	 - 22	 CEMemory Address -	 Nine-bit code that identifies the address
o,1 the command encoder memory location.
	 This code also iden-
tifies a starting address for a multipl.-word data transfer.
23 - 27	 Block Length -	 Five-bit code that identifies the number of data
words to be transmitted or received. 	 For a non-zero code, the
CE will transmit/receive words from/to monotonically increas-
ing addresses starting at the specified CE memory address.
28 Parity - Odd Parity.
2 Command Data WordJCDW}
The Command Data Word will contain the following information:
Bits Field Description
I
1	 - 3	 Data Sync	 • Three-bit code for a Command Data Word sync.
I	 4	 - 8	 CE Address - Five-bit code which identifies that CE must
accept the transmitted t:ommana Vata Word.
9	 - 24	 Data	 - Contains the data to be transferred into the C.E.
25 - 27	 Pattern code for message validity test.
28 Parity - Odd parity.
3 Response Data Word (RDW)
The Response Data Word will contain the following information:
I
I
(	 Bits Field Description
1	 - 3	 Data Sync_ - Three-bit code for a Response Data Word sync.
4 - 8	 CE Address -	 Five-bit code which identifies that the CZ: is
responding to the Command Word.
9 -24	 Data	 -	 Contains the requested data.
25 Power Status - Indicates the occurrence of a CE power down/
power up sequence mince the transmission of the last rnessage.
Zb Housed
27 Validity (BITE) - indicates the status of tLe CE.
28 Parity - Odd parity.
Figure 2-5
Auxiliary Computer - Input Interface Unit
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COMMAND INSTRUCTION (CI) FORMAT
15	 11	 7	 2	 0
WORD 1
WORD 2
WORD 3
WORD 4
Word 1:
VEH ADDR. SYS ADDR TYPE VALIDATIONS
TRANS CNT RECORD CNT T SPECIAL PARAMTRS.
SPARE BLOCK COUNT
SPARE
Bits 15-12 .- RECIPIENT VEHICLE ADDRESS
Bits 11-8 - RECIPIENT VEHICLE SYSTEM ADDRESS
Bits 7-3 - FORMAT TYPE (See Table 4.1)
Bits 2-0 - VALIDITY C!!ECKS - Bits indicating respectively, whether
echo check, acknowledgement, and bit-by-bit validation
schemes are to be used for command verification
(1 = yes, 0 = no) .
Word 2:
Bits 15-12 - TRANSMISSION COUNT - Number of times a record is to be
retransmitted by CE upon validation failure.
Bits 11-8 - RECORD COUNT - Number of records (variable length) per
block (max = 16)
Bit 7	 - TRANSPARENT MODE - l = transparent, 0 = normal
Bits 6-0 - SPECIAL PARAMETERS
Word 3:
Bits 15-9 - SPARES
Bits 8-0 - BLOCK COUNT - Number of blocks to be transmitted in
current sequence.
Word 4:
Bits 15-0 - SPARES
2-13
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Each block consists of 1 to 16 records. Each record is composed as
dictated by the particular format type (64 bit max.). The two commari
channel buffers each provide sixty-four memory locations for up to 16
records (one block). The quantity of locations actually used is a
function of the Command type. In order to minimize the data bus trans-
mission over head, all record words are accepted in a modular 16 bit
format using sequential memory locations. Figure 2-6 depicts the word
packing of "long" and "short s' data records.
2.3.3 Command Channel Message
A Command Channel Message memory location is provided for the command
channel. Its primary function is to provide synchonization between the
Command Encoder and input channels by creating an interrupt each time
a message is written into the appropr-ate location (208).
COMMAND CHANNEL MESSAGE (CCMSG) WORD
FORMAT
lS 14	 13	 5	 0
HT NCI	 NBD UNUSED DIC
PRI
I I
Bit 15 - HIPRI:	 Perform an orderly abort of current
CT in preparation for a higher priority CI.
Bit 14 - NEW COMMAND INSTRUCTION;
	 The CI input
buffer has been filled with a new CI.
Bit 13 - NEW DATA BLACK:
	 The data block input
buffer has been filled with new data.
Bits 12-6 - UNUSED
4
Y
WORD	 64W X 16b
1
2.
3
4
5
r.^
in
64
6Aw x 165
DATA WORD 1 NOT USED
DATA WORD 2 NOT USED
r
r
DATA WORD 16 NOT USED
NOT USED
DOD 1 FORMAT
FIGURE 2-6 CE DATA-WORD PACKING 	 ^O
lz
DATA WORD 1 BITS 1-16
DATA WORD 1 FITS 17-32
DATA WORD 1 BITS 33-48
DATA WORD 1 BITS 49-57 NOT USED
DATA WORD 2 BITS 1.16
•
s
DATA WEIRD 16 BITS 49-57 NOT USED
WORD
1
2
16
64
'° D
C
^ I
rn
^0
z 
Z
0 0
-0
r
_D
o Z
z -<
r^F
i
..	 j
3
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2.3.4 Command Channel Status Word (CCSW)
The following Command Cheannel Status word is maintained for the CE
command channel.
1r.	 1d	 114	 117	 11	 in	 9	 S	 0
CE DB INV CC INV
BUSY JRECSIT REQST J MSG CI WCF FVER	 VERIFIED BLOCK COUNT
Bit 15 -- CE BUSY: Sgt when the CE accepts a CI and reset when
the requested processing is complete.
Bit 14 - CI REQUEST: Set when the CE begins processing the last
data block of the previous CI. (Note: This implements
double buffering of CI1s)
Bit 13 - DATA BLOCK REQUEST: Set when the input data block
buffer is empty.
Bit 12 - INVALID COMMAND CHANNEL MESSAGE: .Last CC message con-
tained an invalid code or a valid message which is
illegal at this time. The invalid message word is
saved for possible interrogation by the Auxiliary Com-
puter.
Bit 11 - INVALID COMMAND INSTRUCTION: Last CI contained an in-
valid code or a valid code illegal at this time.
Bit 10 - WORD COUNT FAILURE: Set when the word count for a data
block specified in a CC Message (CCMSG) sloes not agree
with the word count specified in the CI.
Bit 9 - FAILED VERIFICATION: fast block processed failed one or
more of the requested validations.
Bit 8-0 - VERIFIED BLOCK COUNT: Number of last block to have passed
all requested validations.
2.3.5 Echo Check and Bit-by-Bit Validation
The data fed back.through the PMS is utilized to verify proper command
transmission. -If correct, this data shall be identical to the trans-
mitted command-.• Hence, ten memory 1rcations are provided to handle the
longest output command format (NASA2) from each feedback channel.
Both bit-by-bit and echo validations will be done on an output word
basis. It is assumed that. PMS data will be returned in Output Command
Formats. No validations will be donee in Transparent mode.
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2.3.6 PMS Channel Status Word
One memory location is utilized to indicate the status of the PMS
input.
PMS CHANNEL STATUS WORD
is	 14 13 12	 11	 10	 9	 8 7	 3 2
ECHO BBB ACK' RE
ECHO BBB ACk: FAIL FAIL FAIL, RTF IPM	 SPARES TIME I SPARES
Y
4
f
'-. f8F
	
i FA-.4
t
Bit 15 - ECHO Check Buffer Full
Bit 14 - Bit-by-Bit Buffer Full
Bit 13 - ACK Received
Bit 12 - Last Word Failed ECHO Check
Bit 11 - Last Word Failed Bit-by-Bit Validation
Bit 10 - Last Word Failed Acknowledgement
Bit 9 - Last Word Failed 30 MS Response Time Criteria
Bit 8 - Last PMS Channel Message Word was Invalid
Bit 7-3 - SPARES
Bit 2 - Last record transmitted was a retransmit of the
previous record.
Bit 1,0 - SPARES
2.3.7 PMS Channel Message
The PMS Channel Message is used to notify the Command Encoder that
feedback has been inserted into the PMS Input Buffer and synchronization
is provided by generating an interrupt whenever a message is written
into memory location 218.
PMS CHANNEL MESSAGE
is	 14 13 12
	
11	 3	 0
ECHO I BB I ACK
	
WORD COUNT
Bit IS - ECHO Check Buffer Updated
Bit 14 Bit-by-Bit Buffer Updated
Bit 1312 - Acknowledge Verification (11 Pas, 10 ¢ Negative).
Sit 11-4
	
SPARES
Bit 3-0 - WORD COUNT - Number of 16-bit words written into the
specified buffer.
2-17
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2.3.8 Bite Status Word
The CE BITE hardware causes interrupts to the CE microprocessor, as
well as external detectors. Upon detection of the fault, the CE will
master clear the modulator, set the appropriate bit in the BITE status
word and halt.
The address of the BITEiW is 12 (octal 14). The bit assignments are:
1.1E STATUS WORD
1t	 1d	 11	 11	 0
HBUS ACT TRIER SPARES
DET DET
J
INT
I I
Bit 15 - Hung Bus State detected
Bit 14 - Activity Detector Fault detected.
Bit 13 - Timer Interrupt Fault
Bits 12-0 -- SPARES
2.3.9 Invalid Channel Message Word
Upon detection of an invalid channel message word, the message word
will be saved for possible interrogation by the auxiliary computer.
The addresses for the Command Channel Invalid Message word and the
PMS Channel Invalid Message word are, respectively, 13 and 14.
2.3.10 Computer-Controlled CE Input/Output Handshaking
This section documents the input/output service routine required to
drive the command encoder..
The Command Encoder provides buffering for two record blocks (up to 32
input records). Note that two data bus transmissions would be required
from the onboard computer to send one block of input records. The
maximum data. bus transmission is limited to thirt y-two 16-bit words, as
specified by.the data bus command word, while the maximum input record
block size, as specified in the CI, is sixteen 64-bit words. Two
current AB buffer pointers are provided to facilitate handling of the
two separate data bus transmission from the onboard computer. The
future addition of an Input Handler Unit and a Data Bus interface
Adapter would allow Command Encoder operation with an Auxiliary Computer
via a serial data bus. When the presence of a new command is detected,
the Auxiliary Computer first reads the memory location in the CE con-
taining the status word (CCSW). If the Command Instructio n (CI) request
bit and the Data Block (DH) request bit are set, the computer writes
appropriate information into the instruction, data block and Command
Channel Message (CCMSG) location of the CE's input memory. Receipt of
2-18
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2.3.10 (Computer-Controlled CE Input/Output Handshaking, Continued)
the CCMSG precipitates an Input Interrupt which inititates the pro-
cessing of the new command by the Coding and Format Generation Unit
(CFG). This unit buffers the input data block and updates* the CCSW to
indicate that a new DB can be transmitted. The command instruction is
decoded, and the modulator unit is set to start the initialization
sequence. The modulator's data request interrupt is serviced until
a command word is completed, at which time the interval timer is set
for 30 ms (validation response overdue time).
When the auxiliary computer detects the presence of validation data,
it checks the Performance Monitor System Channel Status Word (PMSSW),
transfers data to the appropriate input memory buffer, and issues a
PMS Channel Message (PMSMSG). Receipt of the PMSMSG generates the PMS
Interrupt causing the CE to perform the requested validity checks and
update the PMSSW.
The above sequence is repeated for each command word until the DB is
complete. The cycle is resumed with the next DB and continues until
the last DB is complete.
The presence of higher priority commands within the Auxiliary Computer
requires the issuance of an additional "HIPRI° WIN to effect an order-
ly abortion of the command presently in progress.
2.4 Output Command Formats
The CE is capable of generating payload link commands in nineteen different
format types, or in a transparent mode where the commands are transmitted as
received.
Information regarding the message is extracted from the Instruction word suc?-_
as: word count, block count, command type, ate. The first ouput command is
formatted and stored in a "temporary" area from which it is later transferred
to a dedicated 'output command" buffer area. In the case of NASA 1 an(: DAD
commands, additional encoding or encryption is performed. The formatted out-
put commands are then transferred to, the modulator unit. Following is a
description of each format type. (The formats are illustrated in Appendix Q.
2.4.1 NASA -1 Encoded BI- -L
1 - 4	 5 -.8 	 •9- 48	 19 - 22.8
vehicle	 system	 data	 parity bits
address	 address
}
I
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2.4.2 NASA 2 {Apollo)
1-3
	 4-6
	 7-n
vehicle	 system	 data (n a 12,22,27 or 32
address
	 address
(N.B. each "zero" vehicle address bit in this format is represented
by a 5-bit pattern A and each 'one" vehicle Lddress bit by X;
similarly, each "zero" system address and data bit is represented
by 5-bit pattern B, and each 'one" by 11).
2.4.3 NASA 3 (Tone Standard)
1 - 4
	
5 - 7
	 8 - 10	 11 - 13
Address
(0000 not	 executive word (up to 3 3-bit bytes; 000 not
used)	 used)
2.4.4 NASA 4 (Tone Digital Standard)
1 - 8	 9 - 16	 17 - 24	 25 - 32	 33 - 40
address (all address	 execute	 execute	 execute
addresses	 (repeated)	 word (all	 word	 word
contain	 execute	 (repeated)	 (repeated)
either 2 or	 words con-
6 "zeros")	 tain 4
"zeros"
and 4
Tones")
2.4.5 NASA 5 (FCM/FSK Standard)
1 - 7	 8 - n
address	 command
(%ne,64; n fixed for any given spacecraft)
(Note: Memory load format accommodated by specifying number of words
constituting the total message; only the first word contains
the address).
2.4.6 DOD 1. 7-Hit Command
1	 2- 3
	
4- 7
Parity	 address	 command
function
2.4.7 DOD 2. 14-Bit Command
1-5	 6- 13	 14
address	 command
	
odd
function	 parity
.k
4
F^
k
2-20
i2.4.15 DOD 10. 39-Bit Command
1 22
	 23	 24 - 38	 .39
vehicle
	 parity	 command	 parity
time code	 on bits	 function1-22
2-21
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2.4.8 DOD 3. 15-Bit Command
1 - 3	 4 - 12	 13 - 14	 15
address	 command	 constant	 parity
function	 bits (all
. commands)
2.4.9 DOD 4. 16-Bit Command
3-5
	
6-13	 14	 15-16
address	 comma—R-J Byte odd 	 B211
parity
2.4.10 DOD 5
1- 5 	 6-8	 9-19	 20
system	 subsystem	 command	 odd
address	 address	 function	 parity
2.4,11 DOD 6. 25-sit Command
1- 4	 5-9	 10	 11-18
	
19-24
	
25
system	 command	 even	 variable	 subsystem even
address
	 mode
	
parity	 command
	 address	 parity
on bits	 data	 on bits
1 - 9
	 11 - 2
2.4,12 DOD 7
1-5
	
6-8
	 9-16	 17-26	 27
address	 magnitude
	
discrete
	 magnitude	 parity
function
	
command	 function
2.4.13 DOD 8
1	 2-7	 8-13	 14-19	 20-25	 26-3
sync
	 address	 command	 command	 command	 command
bait	 supplement	 supplement
2.4.14 DOD 9. 35-Bit Commatrd
1-S	 6-35
a ess	 command	 ER n
^r
F	 '
r
s	 .
R1	 i'
k
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2.4.16 DOD 11.	 47-8it Command
1-3 4-13 14-25 26-45 46	 47
address memory command pax ty	 overall
location function table on bits	 parity
address 1 - 25
2.4.17 DOD 12.	 63-Bit Command
1 - 21 22 - 42 43 44 - 63fixed variable fill SIR command	 ata
command command
count count
2.4.18 DOD 13.	 64-Bit Command
1 - 32 .33 34 - 37 38 - 41	 42 - 50	 51 - 59 60 - 64
pre- sync address address
	 command	 cowman timing
amble bit supplement	 supplement
2.5 Output Formatting Definition
This section defines the output command buildup from the command instruction
contents.
2.5.1 NASA1 and NASA6
Output_Reco_rd Bits_	 From
0-2	 Set to zero
3-6
	 Bits 15-12 of CI.Woad 1
7-10	 Bits 11-8 of CI Word 1
11-50	 Input Data
51-128	 #CH Encoder
2.5.2 NASA2
Data length (6,16,21,26 bits) in.special.parameter.field of.command
instruction. For transparent mode, the data length cannot exceed 127
bits.
Output Record Bits	 From
1-15	 Formatted from bits 14-12 of CI Word 1
16-30	 Formatted from bits 10 -8 of CI Word l
31 - End	 Formatted from data
2-22
1RAYTHEON CCYMPANY	 RAYTHEON
E Q W I P M E N ' T 0	 I	 V	 I	 S	 1	 0 N
The S-bit "A" and "B" patterns will tae.
AO 00101	 All 01011 BO	 10000 Bll 11011
Al 00001	 Al2 10011 B1	 10001 B12 11100	 a
!! A2 00010	 A13 10010 B2	 10010 B13 11101
i-{ A3 00011	 A14 10001 B3	 10011 914 11.110	 ::e
A4 11011	 A1S 10000 B4	 10100 B1S 00100
AS 11010 B5	 10101
4 A6 11001 B6	 10110
A7 11000 B7	 101.11
A8 01000 H&	 11000
A9 OLUOI B9	 11001
A10 01000 B10	 11010
y	
',
2.5.3 NASA 3
Output Record Bits From
1-4 Bits 11-8 of CI Word 1
5 - End Input data
2.5.4	 NASA 4
Output Record Bits From
1-8 Bits 15-8 of CI Word 1
9-16 Bits 15-8 of CI Word 1
17-24 Input data
25-32 Same data
33-40 Same data
2.5.5	 NASA S
Total output word length (input record length) plus 7 will be in the
special parameters field of the M.
Output Record Bits From
1-7 Bits 14-8 of CI Word 1
8 - End Input data
2.5.6	 DOD 1
Output Record Bits
1 even parity on entire word
2-3 come from bits 9-8 of CI Word 1
4-7 data
a
2-23
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2.S.7	 DOD 2
Output Record Bits
1-5
b-13
14
2.5.8	 DOD 3
Output Record Bits
1-3
4-12
13-14
15
2.5.9	 DOD 4
Output Record Bits
1-5
6-13
14
1S-16
2.5.10 DOD S
Output Record Bits
1-8
9-19
20
2.5.11 DOD 6
Output Record Bits
come from bits 12-8 of CI Word 1
data
odd parity on entire word
come from bits 10-8 of C1 Word 1
data
will be 1's
even parity on entire record
come from bits 12-8 of C1 Word 1
data
odd parity on bits 1-13
will be 1's.
come from bits 15-8 of CI Word 1
data
odd parity on enriro record
1-4	 come from bits 15-12 of CI Word 1
S-9	 data
10	 even parity on bits 1-9
11-18
	
data
19-22	 come from bits 11=8 of CI. Word 1
23-24
	
come from special, parameters field of CI 	 3
25	 even parity on bits 11-24
2.5.12 DOD 7
^autRecord Bits
come from bits 12 .8 of CI Word 1
6,26	 data	
.. .
27	 odd parity on entire record
2-2a
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2.5.13 DOD 8
Out t D^."A Ba ts
data
even parity on bits 1-22
data
even parity on entire record
come from bits 10-8 of CI Word I
data
even parity on bits 1-25
even parity on entire record
will be a 1
come from bits 13-8 of CI.WoTd 1
data
come from bits 12-8 of CI Word 1
data
F.
2-7
8-31
2. S. 14 DOD 9
Output Record Bits
1-S
6-3S
2.5.15 DOD 10
Output Record Bits
1-22
23
24-38
39
2.5.16 DOD 11
Output Record Bits
1-3
4-45
46
47
2.5.17 DOD 12
Output Record Bits
3-42
43
44-63
.2.5.18 DOD 13
Output Record Bits
1-32
33
34-37
38-41
42-64
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2.6 Transparent Transmission
The CD is capable of outputting the command data contained in the CDW
(command data word) bypassing the formatting function of the CE for all
transmission types except NASA 3 and 4. The command data is output at a
continuous bits without the insertion of spacing intervals or deletion of
data. The command data sequence is processed by the modulator section of
the CE exactly as if it were formatted data. Transparent mode (i.e. no
formatting or encoding) leads to new definitions of some types of input.
These are specified below:
2.6.1 NASA1, NASA6
If the transparent mode bit is set in a NASAL or NASA6 CI, the record
count is interpreted as the number of continuous 160-bit records in the
DB. (Notes The record count field of the Cl starts at zero. Zero
indicates one record).
2.6.2 NASA2, DOD
In the transparent mode, the TYPE code for DOD's is meaningless. Any
DOD TYPE in transparent mode will cause the special parameters field to
be interpreted as the word length. The record count is interpreted as
the number of specified length records in the buffer. The record length
must be a multiple of 16-bits. The above is also true for NASA2.
2.7 Modulator Requirements
2.7.1 Output  Performance Specification
a. The subcarrier frequency satisfies the following requirements:
Selection Resolution	 1 Hz
Accuracy	 t 0.005%
Range1 to 35 kHz
Total Harmonic Distortion	 5%
b. The modulation frequency satisfies the following requirements:
Selection Resolution	 l Hz
Accuracy	 * 0.0U5%
Range	 1 to 65,535 Nz
Phase Shift	 0 to 7/8 Cycle
Phase Resolution	 1/8 Cycle
Waveforms
	
Sine, Triangle
c. The modulation feedthrough shall be less than -26 db referenced
to the subcarrier.
d. The modulation shift time shall be .less than l sec.
1
	 2-26
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2.7.2 Modulation Techniques
NASA I (Figure _2-7)
PCM/BI-O-L, 8 kB/sec. (8.066 kB/sec.), Each 128-bit command word is
divided into four 32-bit segments and proceeded by a 32-bit frame-sync
sequence. When time-multiplexed with digital voice, 128 bits of delta
modulated.voice data is inserted between every 32 bits of command data;.
the combined information rate is 40kB/sec. (40.330 kB/sec.), Trans-
mission is initiated with a 1 sec. sequence of "ones" in order to
establish bit sync. Transmission continues until "stop" instruction
received; if no command data available a "null" command is transmitted
during that inerval.
NASA 2 (Figure 2-8)
A 2 kHz subearrier is 100 percent phase-modulated by the 1 kB/sec.
FCM-PSK data and summed with an equal.-amplitude 1 kHz tone. Each
transmission is initiated with a 1 sec, sequence of "ones" in order to
'establish bit sync. Multiples.of five zeros are inserted between command
blocks when no data is available. The composite PCM-PSK and summed
reference frequency modulates a 70 kHz oscillator with.a deviation of
tS kHz.
NASA 3 (Figure 2-9)
FSK using up to 15 address tones and seven execute tones as follows:
Address Frequence (Hz)	 Execute Frequency (Hz)
1025	 2000
1097	 2270
1174	 2650
1262	 3000
1.352	 3305
1447	 3621
1549	 3850
1750
1860
4245
4SSO
5155
5451
5790
6177
The duration of each tone is equal to 0.5 seconds with an integer in
the range 14 1_C 7; is specified by bits 29-31 of CE Command Instruction
Format. The intervai between tones equals O.S seconds, and the interval
between messages is at least 0.5 seconds.
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;G
Four-symbol pulse duration modulation: 75%, 50%, 25% and 0%
(representing "sync", "one", "zero", and '*blank", respectively). The
subcarrier shall be a fixed tone in the 7000 to 11,024 Hz range. The
(100%) pulse interval is defined as 72 subcarrier cycles. Each address
word and each execute word is preceded by a "sync" pulse which is in
turn preceded by a "blank" pulse. An additional "blank" and "sync"
pulse is inserted at the end of transmission.
i
NASA 5 (Figure 2-11
Two-tone (using two assigned frequencies in the 7 to 21 KHz band FSK
modulated by the PCM-NRZ data. This modulated signal is 50% amplitude
modulated by a sinusoidal bit synchronization signal having a period
equal to one bit interval. The positive-going zero-crossing of this
sync signal is specified to occur either at the beginning of each bit
interval, or delayed relative to this point by either 1/4 or 1/2 of
the bit interval, or delayed relative to this point by either 1/4 or
1/2 of the bit interval. Allowable bit rates (fixed for each
recipient vehicle) in bits/sec: 2 i (i is an integer 3 4 ie- 10) and 100i
(i an integer 1 e- i -c 12) .
Each transmission is initialized by a sequence of 13 (or more) "zeros"
followed by a "one" and is terminated by a sequence of (at least) 20
zeros.
NASA 6 (Figure 2-12)
Square wave PSK subcarrier with coherent modulation by PCM-NRZ data.
The subcarrier frequency is 2iH.z, with i = 1 to 12. The data rate is
2JHz with j = 0 to 11. The subcarrier to data ratio is from 2 to 2048.
DOD 1 - 13 (Pi re 2 - 13
a`	
The three-tone FSK modulated by the PCM-NRZ data is either 1 kB/sic or
2 kB/sec. The three tones are 95 kHz ("one"), 76 kHz ("zero"), 65 kHz
The "S" or space symbol is used only when neither a 'one" or a
"zero" are available for transmission. The FSK signal is 50% AM mod-
ulated by a symmetric triangular wave having a period equal to two bit
intervals. The positive-going zero-crossing of the triangular wave is
delayed from the bit-transition point by 6/10th of a bit interval.
Each transmission is initialized by a 1-second interval of "S's" and
"S's" are inserted between commands when no data is available.
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2.7.3 Acknowledgement Overdue Time
The worst case response time is .30 mtiliseconds. If all command-
selected validations have not been returned within the response time,
the message is retransmitted if the transmission counter is not zero.
If zero, the failed validity check is so identified in the Command
Channel Status Word.
2.8 Interface_Specifications
The CE external interfaces are shown on the CE Test Configuration block
diagram, Figure 2-14. Specificationsfor each interface are listed in the
following:
2.8.1 Data Bus: A 16-bit tri-state bus with most significant bit
(MSB.) named MBD15- and least significant bit (LSB)
	
MBD00-	 Logic 11011 = 2 to 5 VDC
Logic 11 1 11 = 0 to 0.8 VDC
2.8.2 Address Bus: A 16-bit tri-state bus with MSE named MBA15- and
LSB named MBA00- Logic 110" = 2 to 5 VDC
Logic "l'1 = 0 to 0.8 VDC
2.8.3 Control Bus: Consists of three control lines for Master Bus
Request (MBROS--), Master Bus Acknowledge (MBACK-),
and Master Bus Write/Read (MBWRT-).
Logic 11011 = 2 to 5 VDC
Logic 11111 = 0 to 0.8 VDC
2.8.4 Encrypter Interface: Differential TTL-level line drivers and
receivers are used on the seven encrypter
interface signals. The interface cabling
consists of seven twisted-pair lines with
an overall shield. Output signals are
1-0-S data out and one clock. Input
signals are 1-0-S data-in.
Signal amplitude:
- logic 11011 = 0.0 volts t 0.5 volts
logic 1'l11 = 5.0 volts t 1.0 volts
2.8.5 Digital Voice Modulator
The Command Encoder's digital voice interface consists of.a serial input
data port and a gated output clock for synchronization. When the mod-
ulator is set up for digital voice multiplexing, the 32 KHz square wave
clock is enabled and sent out to the digital voice modulator. The
leading edge is.to be used by the modulator to update its output data
and the trailing edge is used as a strobe within the Coding and Format
Generation Unit's digital voice buffer (See Figure 2 - 15).
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2.8.5 (Digital Voice Modulator, Continued)
Digital Voice Data
The Command Encoder will accept digital voice data over a twisted pair
cable with the following characteristics:
AMPLITUDE	 - Logic 110 11 : 0.0 volts t 0.5 volts
Logic "1": 5.0 volts * 1.0 volts
RISE 'TIME	 - less than lusec.
32 KHZ Clock
The Command Encoder outputs a gated clock with the following character-
istics:
32 KHZ CLUCK
DATA IN
BUFFER STROBE TIME	 T	 t	 I
	
1	 0	 l--- 1	 0	 1	 0
FIGURE 2-15
FREQUENCY	 - 32.264 KHz 10.005%
AMPLITUDE	 - Logic 140 11 : 0.0 volts *-0.5 volts
- Logic 4!1 14 : 5.0 volts *_1.0 volts
DUTY CYCLE
(when enabled)	 - 50 percent t'10 percent jitter
RISE TIME	 - Less than 150 nanosec.
2.8.6 Payload Link Output
The payload link output shall be a modulated baseband to be used
as the modulation for the orbiter to payload radio transmitter. Its
characteristics.are as follows:
Amplitude: *-l.0 volts ±0.1 volts (R1 = 75)
Rise Time: .41ps (for rectangular signals)
Frequency Range: 100 to 95,000 Hz
i
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B. CE HARDWARE
1.0 COMMAND ENCODER MODULATOR, DIGITAL PORTION
The Modulator is designed to appropriately modulate a sub-carrier with the
encoded data in accordance with the selected payload's input requirements.
1.1 Functional Block Diagrams
A functional block diagram of the Modulator is shown in Figure 1-1 and it
identifies the major component areas. The P/S (parallel to serial) Converter
is used in NASA modes 1, 2 and 6. It converts 16-bit parallel words loaded
from the Data Buffer to serial data. The Data Buffer acts as a double
buffer for the P/S Converter, thereby increasing the interrupt service window
from 1 to 16 bit Imes (to approximately 396 psec.)
The Sub-Carrier Synthesizer is responsible for the generation of the sub-
carrier tone frequency. It is generated in a totally digital manner and is
capable of generating tones in the range from 1 Hz to 95 KHz. The F s Buffer
acts a double buffer for the Sub-Carrier Synthesizer. Its presence is dic-
tated by the fact that in NASA 5 and DOD modes, sub-carrier frequency data
must occur at the beginning of the bit interval. The Modulation Synthesizer
operates in a similar manner to produce the modulation signal and also
generates the bit timing signals. The F M
 Buffer is the register which con-
tains the value of the modulation frequency to be generated. Double
buffering is not required since no change in the modulation frequency takes
place during data transmission. The bit timing signals are developed by the
M and N Counters. The M Counter determines the length of the tone burst of
the sub-carrier synthesizer while the N Counter determines the bit length.
The Counter Buffer double buffers data for the M and N Counters. Due to the
use of low-power logic and its associated timing problems, a four phase
clock is derived from the 2 22 Hz oscillator. The contents of the Control
Register define the mode of operation in which the modulator is to run. The
Vector Generator, Bus Timing and Control Logic and 3:8 Decoder form a part
of the RP-16 Microprocessor (UP) interface. The Bus Hung Detector, Power
Up Detector and Interval Timer are physically located on one of the mo,`Iator
logic cards but are not necessary for modulator operation. Their functions
will be described in more detail in a later section.
1.2 Modulator Output Specifications
The Command Encoder Digital Modulator possesses the following performance
specifications:
Sub-Carrier Synthesizer
Range 1 Hz to 95 K1iz
Accuracy t.005%
Resolution 1 Hz
Total Harmonic Distortion 45%
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1.2 (Modulator Output Specifications, Continued)
Modulation Synthesizer
Range 1 Hz to 65,535 Hz
Accuracy {.005'%
Resolution 1 Hz
Phase Shift 0 to 7/8 cycle in DOD mode, 0 to 15/16 in NASA modes
Phase Resolution 1/8 cycle in DOD mode, 1/16 cycle in NASA modes
Waveforms Sine or Triangle
Modulation Feedthrough
at least 26 db below sub-carrier
Modulation Shift Time
less than 1 sec.
1.3 Detailed Block Diagrams and Register Formats
Reference should be made to Figuresl-2.$ 1-6 for the discussion. Figure 1-2
is a block diagram of the digital portion of the modulator in slightly more
detail than Figure 1-1. Figure 1-6 defines the data formats followed by the
pP when communicating with the modulator.
1.3.1 Data Buffer
The Data Buffer is a sixteen (16) bit register loadable form the pP
which serves as a double buffer for the Parallel to Serial Converter.
The most significant bit (MSB) is defined as bit 15 while the least
signif;^anL bit (LSB) has been assigned to bit 0.
1.3.2 Parallel to Serial Conver,^:er
The P/S Converter is loaded sixteen bits at a time from the Data Buffer
7^ s m function of the value: of the N Counter going to zero. It shifts
the data one bit at a time to form a serial stream. When transmitt.ng
serial data, the MSB (bit 15) is sent first. The P/S Converter is -.sed
in modes, NASA 1, NASA 2 and NASA 6.
1.3.3 Sub-Carrier Synthesizer
F Buffer
The FS Buffer is a sixteen Bit r.:gist.i • , the cc •^tants of which specify
the frequency of the sub-carrier synt 1 'Xizc:r. In all modulation modes
with the exception of DOD, the MSB is stored in bit 1S with the LSB in
bit 0. In DOD mode, the MSB is stored in bit 0, the LSB in bit 1, the
(LSB + 1) in bit 2 and so forth until finally the (MSB - 1) i ,. stored
in bit 15. The FS Buffer serves as a double buffer for the FS Register
and as such is loadable by the VP.
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1.3.3 (Sub-Carrier Synthesizer, Continued)
FS Buffer in NASA 1 Mode with Voice
In NASA 1, the sub-carrier synthesizer is used to generate the clock
for the voice interface. In order for the clock to be exactly 4/S of
the 40.330 IHz necessary for proper voice data synchronization, it
was necessary to increase the sub-carrier synthesizer clock by a factor
of 2 to 221 Hz. Therefore, when in the NASA 1 mode with voice, the
frequency specified by the FS buffer should be one-half the desired
frequency value.
FS Registera
The FS Register should not be confused with the FS Buffer. The FS
Register is a seventeen (17) bit register loaded in parallel from the
FS Buffer. It is possible to load this 17 bit register from a 16 bit
buffer once one observes that all DOD frequencies are even (LSB = 0)
and all NASA frequencies are lower than 65 Yliz (MSB = 0). Hence, in
DOD mode, bit 0 of the F5 Register is set to 0 while bit 0 of the
FS Buffer becomes the seventeenth bit of the FS Register.
OS Register
The OS Register is a twenty (20) bit register which forms a part of the
sub-carrier modulator. The register is loaded in parallel with the
twenty outputs of the sub-carrier synthesizer adder. The most signif-
icant nine (9) bits of this register form the address for the sub-
carrier SINE PROM.
Sub-Carrier Adder
The Sub-Carrier Adder is a 20 bit, full binary addar. The contents of
the FS Register are added to the contents of the OS Register and the re-
sultant SUM is returned to the OS Register.
Sub-Carrier Sine PROM
The Sub-Carrier Sine PROM is organized 512 words by 8 bits. The contents
of this PROM repre-ent 512 amplitude samples of a SINE wave traveling
through 360'. To implement a 512 word by 8-bit memory, four 256 x 4 PROM
chips are required.
2-44
000 01 0 1 Of of 01 01 of Of
000 01 01 It 1' 1 1 3. 1 1 1 1'
010 11 I t 1 1 1 1 11 2 1 2 1 21
018 21 2 1 2 1 2' 2' 2 1 2' 21
020 3 1 31 31 31 3 1 3 1 31 31
028 31 3 1 3 1 4 1 41 41 4' 41d
y 
ad 4' 4 1 41 41 41 41 4'
4C 
1
038 51 51 51 5 1 5 1 5' S' S '
040 51 51 5 1 5 1 5 1 5 1 61 61
048 6' 6' 6 1 6' 6 1 6 1 6 1 61
050 61 6 1 6 1 61 6 1 W 6 1 61
O58 71 7 ' 71 V 71 71 7' 71
060 V 7' 71 71 71 71 7 1 71
068 7' 7' 7' 7 1 7 1 7 1 7 1 7'
'070 71 7 1 7 1 71 7 1 7 1 7 1 71
078 7' 7 1 7' 7 1 7' 7' 7 1 71
080 7' 71 71 7 1 7 1 71 71 71
088 71 7 1 7 1 7 1 7 1 7 1 7' 71
090 71 7 1 7 1 71 71 71 7 1 71
098 7' 7 1 7' 7 1 7 1 7 1 7' 71
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1.3.3 (Sub-Carrier Synthesizer, Continued)
Figure 1-3 depicts the configuration:
bit
r7 	 4 3	 0
0
word	 127
128
511
FIGURE 1-3
The contents of each of these four PROM's is given in Tables 1, 2, 3
and 4. The notation used in Tables 1 through 4 is hexadecimal.
3.3.4 Modulation S)TLthesizer
FM
 Register
The FM Register is a sixteen bit register loadable by the pP. The MSB
is defined as being bit 15 and the LSB has been assigned to bit 0.
The contents of this register specify the frequency of the modulation
waveform.
TABLE l
	
Address	 Data
i1
RAYTHEON COMPANY Qs^w^_
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(Table 1, Continued)
Address Data
OAO 7' 7' 7' 7' 7' 7' 7' 7'
OA8 71 6 1 6' 6' 6 1 6' 6 1 6'
OBO 61 6 1 6' 6' 6' 6' 6 1 6'
OB8 61 6 1 6' S' S' S' S' S'
OCO 51 5 1 5 1 5' 5 1 S' S' S'
OC8 5' 4' 4' 4 1 4 1 4 1 4' 41
ODO 41 41 4 1 4 1 41 41 31 31
OD8 31 3' 3 1 3 1 3 1 3' 3' 31
OEO 31 21 2 1 21 2' 21 21 2'
OE8 21 2' 2' 2 1 I t I t i t 11
OFO 11 It 1 1 11 1' 1 1 I t 01
OFB 0,v 0 1r 0 1 0 1r d1ss^^ 01 0 1r 0 1r
FIN
CE-08 Location G4
CE-06 Location H4
TABLE 2
Address	 Data
000
Of 2 1 31 51 6 1 81 9 1 Bt
008 C t E' O f 1 1 3 1 4 1 6 1 71
010 91 At Ct D O F' 01 21 31
018 51 6' 8' 9' B' C' E' F'
020 1' 2' 31 5 1 61 8' 91 A'
028 C' D' F 1 ¢' 1' 3 1 4' 51
030 7' $t 91 At Ct DO E' F1
038 1' 2' 3' 4' S' 6' 8' 91
040 A' Bt C' DO E' Ft O f 11
048 2' 3' 4' 5' 6 1 7' 8' 9'
050 A' A t Bt C' DO E' F' Ft
058 Of It I' 2' 31 3' 41 S'
060 S' 6 0 61 7' 8 1 8 t 9 1 91
068 A' A' A' B' B' C' C' C'
070 DO DO DO DO E' E' E' E'
078 E1 F' F' F' F' F' F' F'
080 F' F' F 1 F 1 F 1 F1 F' F1
088 D' E' E' E' E' D' D 1 D'
098 DO C' C t Ct B' B' A t At
098 A' 9' 9' 8' 8 1 7' 6' 6'
OA8 51 51 4' 3' 3' 2 1 I1 It
OA8 Of F t F 1 Et DO Cl- B 1 At
OBO A' 9 1 8' 71 6' St 4' 3'
088 2' 1' 01 F 1 E ' D 1 C' B'
OCO At 9' 8' 6' S' 4' 3' 2'
OC$
ODD
OD8
It F' E' D' C' A t 9' 8'
7' S' 4' 3' 1' O f F' D'
C' A' 9' 8' 6 1 5' 3' 2'
r4
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(Table 2, Continued)
'	 Address Data
1 1 	F 1 E l Ct	 BI	 9 1	 81 6 1
QE8 5'	 3 1 2 1 O f	 F 1 	DI	 C I At
OFO 9 1 V 61 41	 3 1	 1 1	 O f E 1
OF8 CI B I 9 1 8 1	 6 1	 5 1	 3 1 it
FIN
CE-08 Location A6
CE-06 Location B2
'FABLE 3
'	 Address Oita
000	 F' F •	 F' F' F ,	 F+	 F I FO
E l ED
E l Z 0 , E l EO y+
016	 D' D I	 D' D' U 1 D'	 D 1 D+
" ,3	 C O C'	 C' C'
3 1	 B O B to
JoE A'
	 A t .A f A t	 A l 1A t A+_-
ark i	 '• 9,
	 9 1 go o
X350	 9 1 9'	 g' ta + g o	 C, = 	Q1 go
056	 g, 8'	 8' ' $'	 8 	 81 8'	 i
063	 B f S o	 8' ,:' S.'	 S1	 86 d'y
lb
	
811 8 1 	 •d 1 as s,	 81	 81
81
^rir'1' $ n 	 at 8' S`	 B y 	 $+ 8+
.	 '..,ilts	 8 1	 8 1 8 1 a	
81
p^f of
Lai,	 5, at	 6 . 44,	 '	 8 1 81
E,
Rry'8^^8xx
+^  •	 ;; • 4 • 13'	 $ •
G
g '
8,Qq
....	
- 98	 8 1 all 89 81	 So	
8
, p'	 l
;OAO 8' 8'	 81	 a , S'	 ]j
008	 go ^ '	 9 IF .g 1 9'	 go	 g ' g'
...	 ; 4j0
	
99 A l	 1 9 0 go	 g,	 9: 91	 -
0001	 At As
	
A t A f A t 	 A 1	 A' At
2.D	 S+ H'	 ^.1 .. f y 1 	 C , 	 J..
C1
-	
-	
Dw	 o f C O	 Go C, c1	 C , C , C.
D
o 	 D I D' D,	 Do	 D , D'	 of
ftoR	
GE jS
i	 E8	 D' D'	 D' F' C'	 4 I	 F.' E'	 ^^
OFO	 F e so	 W, To ro	 E v	 F O F1
OF5	 F' F t	 F' "r + F 1	 F'	 7 1 F'
::	
.. FIN 
P
`	 CA-08	 Loc>ttiani AS
Location BS
a 2-47
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'CABLE 4
Addresj	 Data
'rb.
c
300 F' E' D' B' A' 8 0 7' S'
028 4' 2' 0 1 F' D 1 C' A` 9'
010 7' 6' 4' 3' I N O N E' D'
018 B 1 A' ES' 7' S' 4' 2' 1'
022 F' E' D' B e A' 8' 7' 6'
026
41
3G' 1 1 3' F' D' C' 1d'
033 9 1 8 1 7 ' 6 1 4 1 3 1 2' IN
038 F' E1 D" r1 Be Al 81 71
04.1 0 6' S' 4' 3' 2' I N O N F'
'0148 E' D' C O B e A' 9 1 8 1 71
05Z 6 1 6' S' 4' 3' 2 1 1' 1'
058 O N F' F' E' D O D' C' B e
r3$ ' 3' A N A N 9' 8* S' 7' 7'
66- 6 1 6' 6 1 5' S' 4' 4' 4'
073 3' 3' 3' 3' 2' 2' 2' 2'
073 2' 1' I t 1' I N 1' I N IN
080 I N 1' 1' 1' IN IN 1' 1'
086 2' 2' 2' 2 ' 2 ' 3 1 3' 3'
09C 3 1 4' 4' 4' S' S' 6' 6'
096 6' 7' 7' b e 6' 9' A' A s
0AO be 3 1 C' D' D' E.' F' F'
^7jA8 0. 0 1 ' I t 2' 3' 4' S ' 6'
520 C.1 '7 1 Ir 1 90 A t Be C1 D 1
waa t1 . ^. 1' ^1 Z ► p1 51
000 6' 71 50 A l Be C1 D' E1
006 F' I t 2' 3' 4' 6 ' 7' 6 1
0D3 9' 2 5 t.' D' j: 1 13 1 1 1 3'
ODD 4' 6' 7' 6 8 A t H' D o E'
0E3 F 1 1 1 G' 4' S 1 7'' S' to 1
OE6 5 1 D o 7 6 Of 1' 3' 4' 6'
0,17 2 7' 94 A l C o D o F t ON 2'
.3F8 A' S' 7' Be AN B e D' F'
F 1 11
CE-08 Location GS
CE-06 Location H3
1.3.4(Modulation Synthesizer,  Con inu )
- . OM Register
The OM Register is a sixteen bit register which forms apart of the
modulation synthesizer. This register is loaded in parallel with data
from the sixteen outputs of the modulation synthesizer adder. The most
significant five (5) bits of the OM Register form a part of the modu-
lation synthesizer Sine PROM.
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1.3.4 (Modulation Synthesizer, Continued
Counter
The OM Counter is a four (4) bit binary counter whose outputs form the
;cost  significant four bits of address of the modulation synthesizer Sine
" 	 PROM. This counter also handles the phase shift requirement of the
modulation waveform. The counter is incremented by the carry overflow
from the modulation synthesizer adder,
S Counter
The Os Counter is a four bit binary counter whose task is to define the
length of the bit interval. This counter is also incremented by the
carry overflow from the modulation synthesizer adder.
Modulation Synthesizer Adder
The Modulation Synthesizer Adder is a sixteen (16) bit full £inary adder.
The contents of the PM Register and the OM Register are summed and the
result is stored in the 'Register. The "carry out" of the adder is
used to increment the Og ounter and the OM Counter.
Modulation Sine PROM
The Modulation Siue PROM is orgainized 512 words by 8 bits. The con-
tents of the PROM represent 512 samples of P. Sine wave traveling through
360°. The configuration of the Modulation Synthesizer SINE PROM is
similar to that used for the Sub-Carrier.. Figure 1-4 shows this con-
figuration:
bit
7 4 3 0
0
word 127
128
511
FIGURE 1-4
G4
1
A6
AS G5
k
t
^pp
I;
3
The hexadecimal values of each of these PROM's is given in Tables 1, 2,
3 and 4.
Modulation Synthesizer 2:1 Multiplexer
In NASA modes 2, 3., 4 and S, the function of the modulation synthesizer
is to generate a Sine wave. in modes DOD 1 -13, the modulation synthe-
sizer must generate a triangular waveform. The 2:1 Multiplexer sends
either the output of the PROM or the output from the Exclusive-OR
triangle generator gates to the analog logic.
2-49
1.3.4 QLodulation Synthesizer, Continued
Modulation S M hesizer Exclusive-OR Gates
These Exclusive-OR gates modify the Modulation Synthesizer Sine PROM
address to form the DOD triangular waveform per the following algorithm:
If address bits 7 and 8 are equal to 0 (00 - 90*),
do not modify address bits 0 through 8.
If addri'­:s bit 7 is equal to I and bit 8 is equal to 0(90 0
 - 180 0 ), complement bits 0 through 7. Do
not modify bit 8.
If address bit 7 is equal to 0 and bit 8 is equal to 1(180 0
 - 270*), complement bits 0 through 7.
Do not modify bit 8.
If address bits 7 and 8 are equal to 1 (270 0
 - 3600),
do not modify address bits 0 through 8.
This algorithm when followed will result in a waveform
similar to that drawn in Figure 1-5.
Counter Buffer
The Counter Buffer is a sixteen (16) bit register loadable by the PP.
It double buffers data for the M and N Counters. Bits 0 through 7
have been assigned for the storage of M Counter data with bit 0 the
LSB and bit 7 the MSB. Bit 8 has been assigned the LS8 of the N Counter
data with bit IS the MSB.
M Counter
The M Counter is an eight (8) bit binary counter which is loaded
from bits 0 through 7 of the Counter Buffer. Its purpose is to regulate
the amount of time the sub-carrier synthesizer is allowed to operate.
If the value of the M Counter is not equal to zero, then the sub-
carrier synthesizer is free to run. This counter is incremented at the
end of every bit interval.
N Counter
The N Counter is an eight (8) bit binary counter which is loaded from
bits 8 through 15 of the Counter Buffer. The value of the N Counter is
the number of bit intervals the modulation synthesizer is allowed to run.^
1.3.5 Control Register
The control register is a sixteen (16) bit register loadable by the UP.
The contents of this register defines what action the modulator is to
perform. Reference should be made to Figurel.6for this discussion.
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1.3.5 {Control Register, Continued)
bits 15, 14, 13, 12, 11 and 10 define what modulation mode is
to be followed. Only one mode may be selected at any one
time.
bits 9, 8, 7 and 6 control the phase shift of the mddulation
synthesizer waveform. The amount of phase shift may be
determined per Figures 1-7 and 1-8.
CONTROL REGISTER BIT AMOUNT OF PHASE
SHIFT REQUIRED
Bit 9 Bit 8 Bit 7 Bit 6
0 0 0 0 1/2 cycle
0 0 0 1 7/16 cycle
0 0 1 0 3/8 cycle
0 0 1 1 5/16 cycle
0 1 0 0 1/4 cycle
0 1 0 1 3/16 cycle
0 1 1 0 1/8 cycle
0 1 1 1 1/16 cycle
1 0 0 0 0 cycle
FIGURE 1-7
Phase Shift of the Modulation Synthesizer
in NASA Mode 5
CONTROL REGISTER BIT AMOUNT OF PHASE
SHIFT REQUIRED
Bit 9 Bit 8 Bit 7 Bit 6
0 0 0 0 1 cycle
0 0 0 1 1/2 + 1/4 + 1/8 = 7/8 cycle
0 0 1 0 1/2 + 1/4 = 3/4 cycle
0 0 1 1 1/2 + 1/8 = 5/8 cycle
0 1 0 0 1/2 cycle
0 1 0 1 1/8 + 1/4 = 3/8 cycle
0 1 1 0 1/4 cycle
0 1 1 1 1/8 cycle
1 0 0 0 0
FIGURE 1-8
Phase Shift of the Modulation Synthesizer
in DOD Modes 1 through 13
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1.3.5 (Control ReLister,__Continued)
bits 8, 7, and 6 control the phase shift of the modulation
synthesizer waveform. The amount of phase shift may be
determined per Figure 1-5.
bit 5 is the "RUN" bit. If set, the four-phase .lock to the
synthesizers is enabled. If it is desired to stop the
modulator, this bit should be reset (set to 110 11). The
modulator will complete the processing of any partially
completed data and then stop.
bit 4 if set (equal to a logic 1) will enable modulator data
service interrupt requests.
If this bit is reset, all modulator data service interrupts
to the Command Encoder UP will be inhibited.
bit 3 if set will enable the modulator error interrupt to be
sent to the PP. If reset, the error interrupt will be
inhibited. Receipt of this interrupt is an indication
that the "activity detector" monitoring the analog output
of the modulator has sensed an error.
bit 2 is the maintenance or test bit. If set, the 2 22 Hz os-
cillator is multiplexed off and a programmable single
step clock is enabled. The bit should only be set when
maintenance testing is desired.
bit I is the PAUSE bit. This bit normally is only used in the
NASA 5 mode. If set, the digital portion of the modulator
continues to run, but the cross-link output is forced to
zero volts. The use of this bit permits the modulator to
continue to generate data interrupts to the pP to maintain
bit intervals. The modulator will enter or exit the PAUSE
mode only at the start of a bit interval.
bit 0 if set (equal to logic "1") enables the 32 KHz clock used
in the Voice Interface. This bit should be set only if
NASA 1 mode with voice has been selected.
1.4 Microprocessor Interface
The modulator interface to the Command Encoder RP-16 Microprocessor (UP) is
composed of the following parts:
1.4.1 Bus Timing and Control
The Bus Timing and Control Logic is composed of the necessary circuitry
to interface with the UP Bus Control signals; CBRQS-, CBACK-,. and CBWRT-.
CBRQS- is the pP bus "request" signal; CBACK- is generated by the mod-
ulator and is the UP bus "acknowledge" signal; and CBWRT- is the UP bus
"write" signal indicating whether the current request cycle is a "read"
or "write".
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1.4.1 (Bus Timing and Control., Continued)
3:8 Decoder
The 3:8 Decoder combined with the Bus Timing and Control Logic decodes
the UP address bus to determine which function code is being selected.
Figure 1-6 lists the octal addresses of each function decode. Note that
all the function codes with the sole exception of the READ PROM ADDRESS
REGISTER is a UP "write" operation. The modulator will respond to a
bus request to "read" if any of the addresses assigned to the modulator
are active. In each case, this "read" will gate onto the uP data bus
the eight least significant bits of both the Sub-Carrier and Modulation
Synthesizer PROM address registers. This latter feature.-is most often
used is the Maintenance node. Three of the "write" function decodes
deserve special attention. Reference the following sections.
Function Decode
Load and START/STOP Interval Timer.
If the UP performs a "write" request to octal address 176105 and if UP
Data Bus Bit 15 is a "1", then a 16-bit binary counter is loaded from
the uP bus with the rrntents specified by UP Data Bus Bits 0 through 14.
The counter LSB is preset to o by logic. Reference Figure 16. This
also enables a 220 Hz clock to begin clocking a binary counter. The
counter continues to decrement until the underflow condition exists
whereupon an interrupt to the Up will be generated. If at any time
during the counting process if the UP performs a "write" request to
octal address 176105 and UP Data Bit 15 is equal to 11011 , then the
counter is cleared, the interval timer interrupt is masked and the
counter clock is disabled.
The maximum interval which may be set is 62.5 cosec.
PMramuable Single Stems Clock
In the maintenance mode, the 222 Hz oscillator is disabled. Each time
this function code is executed, it represents one cycle of the 2 = 2 Hz
clock.
Programmable Modulator Clear
This function Code, when executed, will initialize the Modulator in a
similar manner as the Master Clear (MSTCL-) signal on the UP bus with
the exception that the four-phase clock circuitry is not re-initialized.
1.4.2 Interrupt Logic
The modulator has three separate interrupt lines going to the Priority
Interrupt Network (PIN). Reference the following sections. Note: the
order of the subsequent sub-paragraphs is not intended to dictate the
level of interrupts as seen by the PIN.
2-55
;v	 -
L
T
k
-T
t%
RAYTHEON COMPANY
E O U I P M E N T	 0 1 V! 5 1 0 N
1.4.2 (Interrupt Logic, Continued)
Modulator Interrupt Request Number 1
This interrupt is generated if either 	 modulator is requesting rata
or if the "activity detector" on the cross-link output has sensed an
error. Separate mask functions (see Figure 1-6) permit the disabling
of either or both conditions. Whenthe jtP responds with the interrupt
acknowledge pulse, the modulator will vector the program to the approp-
riate service subroutine. The interrupt vector trap addresses are de-
fined in Figure 1-9.
Least
Reason
Z3,vector
ignificant
for 
nterruptess bit
0	 ^o
^m +t^w0{s
^,^, ^y w^G Off, q'ti p0
a^ ^° a^ rl^o^
0 i	 0 0 ii 0	 0 0 0
1 i	 0 0 i
FIGURE 1-9
Notes:
1. An "activity detector error" takes priority over a data
service request.
2. The modulator only supplies the three (3) least significarit.
address bits. The remainder are supplied by the Priority
Interrupt Network.
Modulator Interrupt Request Number 2
This interrupt is generated by the interval timer. Since it is a
dedicated interrupt, no extra vectoring logic is necessary. The trap
address will be assigned by the PIN.
Modulator Interrupt Request Number 3
This interrupt is generated by the Hung Bus Detector. Since it is a
dedicated interrupt, no extra vectoring logic is necessary. The trap
address will be assigned by the PIN.
1 1:1
r
i
i
i
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1.4,.3 Hung-Bus-Detector
A "Hung Bus" condition exists whenever the UP issues a bus request
(CBRQS) and a peripheral (or memory) does not issue a bus acknowledge
(CBACK). I£ the acknowledge is not issued the UP effectively would
remain in a loop forever. The Hung Bus Detector will detect the con-
dition and release the UP by issuing a CRACK. In order to inform the
UP that such an event has occurred, a LED on the Command Encoder front
panel will be lit and an interrupt to the UP will be generated. The
detector will allow an unanswered CBRQS for approximately 16 Usec.
before taking action. The LED may be extinquished either by issuance of
the modulator programmed clear function or by the UP bus Master Clear.
2.4.4 Power Status Change Detector
A circuit to detect that the plus five (+5) volt power supply has been
turned ON has been included. If the +5 volt supply is initially OFF
and then turned ON, a LED on the Command Encoder front panel will be lit.
This LED may be extinquished only by the pP bus Master Clear signal.
1.4.5 Four-Phase Clack
Extensive use of low-power logic has necessitated the use of a four-
phase clock. The outputs of the clock generator are shown in Figure 1-10.
1.5 Hardware State Following a Microprocessor Master Clear
If the UP bus signal MSTCL- (Master Clear) is activiated, the modulator will
assume the following state.
Y.
's
L.
a. The Control Register will be cleared (all bits set to 11011)
b. The Power Status Change Detector will be reset.
c. The Interval Timer will be reset and halted.
d. The Hung Bus Detector will be reset.
e. The OS Register will be reset.
f. They OM Counter, OM kegister and OS Gaunter will be reset.
g. The Counter Buffer and M and N Counters will be reset.
h. The Four-Phase Clock will be cleared and re-enabled.
1.6 Software Considerations
The following series of flowcharts (Figures 1-11 through 1-17) are intended
to be a rough outline of the modulator software driver requirements.
1.7 Built-In Test Equipment (BITE)
Two special features were added to the modulator design to , facilitate the
logic checkout and to support on-site maintenance. This first feature is
a programmable single step clock. By setting the Maintenance bit in the Con
Register, the free running 2 22 Hz. oscillator is gated off. Every time the
programmable single step clock function code is executed, it represents one
cycle of the 222 Hz. clock. The second special feature is the ability to
interrogate the eight (8) least significant .bits of. both the sub-carrier and
modulation synthesizer PROM address registers. The format of both these cod
is shown in Figure 1-6.
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1.8 Schematics
The digital porion of the modulator is partitioned onto three separate wire
wrap cards. The drawing numbers of each card are listed below:
Dwg. No.	 Title	 Lo -ic
893183	 Modulator Synthesizer 	 Modulation Synthesizer, M
Counter, N Counter, Counter
Buffer, Four-Phase Clock
893184
	
Sub-Carrier Synthesizer	 Sub-Carrier Synthesizer, Data
Buffer, Parallel/Serial Converter
893185	 pP Interface	 Control Register, Address and
Function Decoders, Vector Gen-
erator, Power Status Change De-
tector, Interval Timer, Hung Bus
Detector
2.0 MODULATOR ANALOG PORTION
This section describes the design of the anlog portion of the Command Encoder.
Its function is to provide the subcarrier and modulation waveforms for the
various NASA codes under control of the digital portion of the modulator. It
also provides the payload crosslink output cable driver and output activity
detector for the BITE function.
Kererences:
(1) Space Shuttle Onboard Command Encoder Design Definition Study_
Final Report, FR73-4525, 15 Dec. 1973
(2) Command Encoder Specification, Sales Order no. 81364 rev. 0,
20 Jan. 1975
2.1 Functional Description
2.1.1 Requ%ments/Performance
Subcarrier
range	 i to 95 KHz
total harmonic distortion ,4 5%
Modulation
waveform	 sine or triangle
range	 1 to 65,535 Hz
phase shift
	
0 to 7/8 cycle
phase resolution 	 1/8 cycle (45°)
Modulation Feedthrough 	 C -26db
Modulator Shift Time 	 41 sec.
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2.1.1 (Requirements /Performance, Continued)
' Payload Link Output
amplitude	 _*1V tlO% (*ldb)
load impedance	 75 ohms
rise time (for NASA
1 & 6)	 uses
jitter (for NASA l & 6) < 5 NS
frequency range 	 100 to 95,000 Hz 
Activitz Detector{
signal	 TTL compatible
11111	 fault
110 11	 output normal
Digital Inputs
impedance	 TTL compatible
level
NASA 2 Carrier
frequency	 70 KHz
accuracy	 ^1
deviation	 *5 KHz
Oscillator Output
I
frequency	 4,194, 304 Hz (222 Hz)
actual unit is 4.1943 MHz
. accuracy	 *. 001%
temperature	 { . 001%
stability	 0°C to 50 0C	 j
output	 10 TTL loads 91011	 4.4V @ -IA ma
1111	 72.4V@-2 ma
Power Requirements
+ 5 VDC @ 100 ma
-15 VDC @ 200 ma
-
a
+15 VDC @ 200 ma	 a
2.1.2	 Assumptions/Tradeoffs
The conceptual design and design tradeoffs were previously determined
under design definition study - see Ref. 1 sections 2.2.7 and 3.4.
A 
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2.1.3 Interface Definition
The following is the specification for the analog/digital interface for
the modulator. It describes the switch control signals and D/A con-
verter input.
Sub-Carrier D/A Interface
The sine ROM contents will be as follows:
A(n) = 127 SIN 277
S12
A(n) = Contents of address n (8.bits)
(2 1 s complement code)
n = Address 0< n < 511	 (9 bits)
In the case of the sub-carrier synthesizer the ROM will drive the D/A
convertor directly. The converter represents 1 standard TTL load.
11011
	 @ 1.6 ma (sink)
11 1"	 -2.SV @ 50 pa (source)
At the completion of tone bursts in NASA 3 and 4 and at the corpletion
of all modulation types the last word to the D/A is to be a "zero"
(00000000), which is also the contents of memory location zero of the
ROM. During power turn-on and then during any time the sub-carrier
synthesizer is not used, this same word should be sent to the D/A.
Modulation D/A Interface
The contents of the modulation ROM is the same as that of the sub-
carrier ROM. The same conditions concerning the last word to the D/A
as in the sub-carrier case apply. '
Unlike the sub-carrier D/A the ROM contents must be loaded into a
parallel to parallel register to eliminate bad data due to address bit
timing problems.
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Last Data
Timing
	 Bit Changes
---^..	 Worst Case Settling Time +
Address Access Time
r
'—	 -- >Ions
'.	 Strobe
j
Star t of Fynthesi.zer
Action
Swatch Control. Signals
The following signals are required for controlling the
various FET switches.
(1)
Name Active StbLe (High)	 No. of ;goads
N16+ NASA 1 and NASA 6 1
NAS 2 M+ NASA 2 3
N34 511+ NASA 3, 4 and 5 and
	
DODI- 13 2
NSDP NASA 5 and DODl-13 1
HAI,T+ When no crosslink output is 2
RAYTHEON COMPANY RAYTHEON
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2.1.3	 Interface Definition, Continued)
NASA 1 and RASA 6 Data Input
The NASA 1 and 6 inpv. t,rives one gate. The signal is called N16DAT+
11 1 11 > 2.5V a 40 pa source
11011	
.8V @ 1.6 ma sink
Activity Detector Interface
The Activity Detector output (ACERROR+) is high any time an output fault
is detected. That is if no output is detected 4 ms after start of mod-
ulator action or some output remains 20 ms after the modulator action
stops.
ACERROR+ (output)
represents standard TTL output
1 '1 1 ' > 2.5V @ 40 pa source
}1V'f < . 4V @ <16 ma sink
GATE— (input)
represents one standard TTL load
"1" >2.4V @ 50 a (sink)
11 0 1 ' <. 5V @ 1.6 ma (source)
The "GATE" signal from the digital protion of the modulator, provides an
indication of when the payload link output should be active.
2.1.4 Modulation Types
NASA 1 (See Figure 2-1)
PCM/BI-O-L, 8 kB/sec. (8.066 kB/sec.). :Each 128-bit command word shall
be divided into four 32-bit segments and pruceeded by a 32-bit frame-
-	
sync sequence. When time-multiplexed with digital voice, 128 bits of
delta modulated voice data shall be inserted between every 32 bits of
command data; the combined information rate is 40 kB/sec. (40,330 kB/sec.).
Transmission whall be initiated with a 1 sec. sequence of "ones 1l in order
to establish bit sync. Transmission continues until "stop" instruction
received: if no command data available a "null T1 command shall be trans-
mitted during that interval.
NASA 2 (See Figure 2-2)
A 2 kHz subcarrier shall be 100 percent phase-modulated by the 1 k8/sec.
FCM-pSK data and summed with an equal-amplitude 1 kHz sinewave tone.
r'	 Each transmission shall be initiated with a 1 sec. sequence of "ones"
F
	
	
in order to establish bit sync. Multiples of five zeros shall be in-
serted between command blocks when no data is available. The composite
f	 d	 70 kH	 11 tPCm-PSK and summed reference shall frequency mo ulate a	 z osci a or
With a deviation of ±5 kHz.
f
I
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2.1.4 (Modulation Types, Continued)
NASA 3 (FLETe 2_3)
FSK using up to 15 address tones and seven execute tones as
Address Frequency (Hz)	 Execute Frequency (Hz)
	
1025	 2000
	
1097	 2270
	
1174•
	
2650
	
1262
	
3000
	
1352	 3305
	
1447	 3621
	
1549	 3850
1750
1860
4245
4550
5155
5451
5790
6177
The duration of each tone shall be equal to 0.5 Q, seconds with Q. an
integer in the range l< Z< 7;1 shall be specified by bits 29-31 of CE
Command Instruction Format. The interval between tones shall equal
0.5 seconds, and the interval between messages shall be at least 0.5
seconds.
NASA 4 (Figure 2-4)
Four-symbol pulse duration modulation: 75%, 50%, 25% and 0%
(representing "sync", "one", "zero", and "blank", respectively).
The sub-carrier shall be a fixed tone in the 7000 to 11,024 Hz range.
The (100%) pulse train interval shall be defined as 72 sub-carrier
cycles. Each address word and each execute word shall be preceded by
a "sync" pulse which is in turn preceded by a "blank" pulse. An
additional "blank" and "sync" pulse shall be inserted at the end of
transmission.
	
-	 NASA 5 (See Figure 2-5)
Two-tone (using two assigned frequencies in the 7 to 21 KHz band) FSK
modulated by the PCM-NRZ data. This modulated signal shall be 50% am--
pliti,.-le .lodulated by a sinusoidal bit synchronization signal having a
perio ,^ aqual to one bit interval. The positive-going zero-crossing of
this sync signal shall be specified to occur either at the beginning of
each bit interval, or delayed relative to this point by either 1/4 or
1/2 of the bit interval. Allowable bit rates (fixed for each recipient
vehicle) in bits/sec: 2i (i is an integer 3 < i < 10) and 100i
(i an integer 1 < i < 12).
4
	
5 5
	 a
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NASA 5 [See Figure 2 51, Continued)
Each transmission shall be initialized by a sequence of 13 (or more)
"zeros" followed by a "one" and is terminated by a sequence of
(at least) 20 zeros.
NASA 6 (^ igure 2-6)
Square wave PSK subcarrier with coherent modulation by PCM-NPZ.data.
The subcarrier frequency shall be 2i Hz, with i = 1 to 12. The data
rate shall be 2 j
 Hz with j = 0 to 11. The subcarrier to data ratio
shall be from 2 to 2048.
DOD 1 - 13 (See Figure 2-7)
'The three-tone FSK modulated by the PCM-NRZ data shall be either
I kB/sec or 2 kB/sec. The three tones shall be 95 kHz ("one"), 76
kHz ("zero"), 65 kHz (S 11 ). The ' IS" or space symbol is used only when
f	 neither a 'one" or a "zero" available for transmission. The FSK signal
shall be 50% AM modulated by a symmetric triangular wave having a period
equal to two bit intervals. The positive-going zero-crossing of the
triangular wave shall be delayed from the bit-transition point by 6/10th
?	 of a bit internal.
Each transmission shall be initialized by a 1-second interval of "S's"
and "S's" are inserted between commands when no data is available.
2.1.5 Block Diagram Description
Figures 2-8 thru 2-12 show the block diagrams of the Analog portion of
the modulator with the signal paths highlighted for the various mod-
ulation modes
NASA 1 and 6 (Figure 2-8)
:j
In NASA 1 and 6 the BL -O-L data drives an open collector gate that
switches the +15 and -15V inputs to produce a tl volt output.
NASA 2 (Figure 2-9)
In NASA 2 the two D/A convertors convort the digital out-^*►t of the sod-
ulation synthesizer and subcarrier synthesiser into a I Viz a-ad 2 KNt
sine wave. 'these signals are summed in the V/F converur input Where they
produce a frequency modulated 70 KHz pulse train. A filter at the out-
put of the V/F convertor produces a sine wave that is buffered to pro-
duce a 2V peak-to-peak output.
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NASA 3 and 4 (Figure 2-10)
F
Fk^.
1
The digital representation of the tone bursts are converted to an
Analog signal by the subcarriex D/A. This signal is one input to the
multiplier, the other is a constant as determined by the summing amplifier
and the fact that in this erode no modulator D/A output is sent to the
summing amplifier. The output of the modulator is converted to a voltage
by the T/V converter and then buffered to 2V peak-to-peak for the cross-
link output.
NASA S (Figure 2-11)
The subcarrier is converted to an analog signal by the D;A and is one
input to the multiplier. The modulation digital signal is converted to
an analog signal in the modulation D/A but is summed with a constant in
the summing amplifier so that A M modulation function may be realized
in the multiplier. That is, the output of the multiplier is
SIN 21tFsc t ( 1 + 1/2 XIN27rFmt)
Fsc = subcarrier frequency
Fm	 modulation frequency
The multiplier output is converted to a voltage by the I/V convertor and
then buffered to 2V peak-to-peak for the cross-link output.
DOD 1-13 (Figure 2-12)
The DOD 1 -13 generation is the same as that above in NASA 5 except that
the modulation convertor receives a digital representation of a triangu-
lar waveform instead of a sinewave as in NASA S.
Halt (Figure 13
This mode prevents any noise from appearing on the crosslink when the
encoder is not running. It also prevents the output amplifier offsets
from driving the crosFiink to the op-amp limits. For this mode the LM318
is connected as an amiJ ifier with a gain of 1 with 0 V input. The signal
HALT also controls the reference input for all the other FET switches
so that none of these may be closed when HALT is active. This prevents
the switching transients of the digital portion from showing on the out-
put.
2.2 Design Approach
The generalities of the design of the modulator were determined during
the Encoder Design Definition Study so that the task here is a detail
design. Therefore, only design details are discussed here. A discussion
of the design approach is given in Ref. 1, Section 3.4.
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2.3 Detail Description
2.3.1 Output Amplfier
The purpose of this amplfier is to provide the ±1V output into 75 ohms
for the various modulation types. The basic configuration used in all
modes is shown in Figure 14 which is a basic amplifier with a 75 ohm
source impedance and gain less than 1. An LM318 was used for its
current capability of up to 20 ma, its wide bandwidth and high slew
rate for preserving the rise time and keeping the jitter low in the
NASA 1 and F. modes. It is also short.ci.rcuit protected.
The switches are DGISI selected for the low on resistance and low feed-
through at high frequencies when off. They are connected between the
summing junction of the gain network and the input of the amplifier so
as to eliminate the FET on resistance from influencing the gain of the
amplifier. No current will flow through the FET so as its own resistance
changes with age and temperature it does not affect the gain.
The NASA 1 and 6 tlV waveform is produced by summing a -15V signal with
a 0 volt input for a +1V output or summing the -15V with +15V to pro-
duce a -1V output. An open collector nand gate, 7403, is used for
switching the OV and +15V. This is also shown in Figure 2-14.
2.3.2 Multiplier
The multiplier is a conventional application of the Motorola MC1594. The
scale factor resistors and load resistors in the I/V convertor have been
chosen for a gain of 9 so the output voltage is 5 volts peak. Two 20K
ohm pots are used for adjusting the voltage affset of the X and Y inputs.
These are necessary for proper alignment of the modulation feedthrough.
An LM318 is used as a current to voltage convertor at the outp-t of the
multiplier. A capacitor is used across the load resistor to insure stat-
ility and also decrease the response above 200 KHz. It has a breakpoin_
at 340 KHz and at 100 KHz, the highest frequency required at the output
of the multiplier, the response is down -.36 dB.
2.3.3 Summing Amplfier
This is an LM318 in a conventional summing amplifier mode. It sums the
modulation with a constant so as to produce the AM signal in the multi-
plier. It also supplies a D.C. input to the multiplier to feed the sub-
carrier straight thru the multiplier in the tone burst modes. The con-
stant 8 volt input is generated by a zener for stability and is adjust-
able so that the modulation depth can be varied in NASA 5 and DOD modes.
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12.3.4 VlF Convertor
This supplies the FM modulated 70KHz for the NASA 2 mode.
The outputs of the subcarrier v4pd modulation D/A convertor
are summed at the current input of the voltage to frequency
convertor and then summed with an offset voltage at riha
voltage input. This way the center frequency is determined
by the offset voltage and the subcarrier and modulation
signals produce -the +SKHz deviation. The output of the V/F
convertor is a 70KHz train of 7 microsec. pulses. These
drive a 70KHz tuned circuit and 100KHz lowpass filter so as
to produce a sinusoidal signal. This low pass filter is a
simple two pole active filter using an LM318, which also
supplies gain. By way of the FET switch, this signal is
buffered by the output amplifier for the crosslink output.
The center frequency and the deviation of the V/F are con-
trolled by 3 pots. The 2 pots for the deviation may be
replaced with fixed resistors after debug as they are actually
a nominal dependent on the gain of previous stages. However,
the center frequency adjustment will always remain a pot for
convenience of changing the center frequency.
2.3.5 D/A Convertors and Filters
This circuitry provides the conversion of the digital re-
presentation of the subcarrier and modulation waveforms from
the synthesizers to analog signils. Both D/A's are bipolar
with a +:LOV output and use a 2's complement code on the input.
Each D/A has a filter on its output to eliminate aliasing.
With a sampling rate 8 times the highest frequency to be
generated the filtering task is not very difficult, so
simple RC filters are used. An ECAP plot of t%eir response
is shown in Figure 2-15, Depending on the response of the
circuitry following these filters, their breakpoints may
have to be moved to a higher frequency at debug.
Due to the fact that some bits of the modulator word
travel different paths in the synthesizer, some bit-to-bit
skew could result that would generate noise on the D/A output.
To eliminate this the data is strobed into a register of two
74L95's to whose outputs the D/A is connected.
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,2.3.6 Activity Detector
The only BITE for the analog portion is contained in the
activity detector. This monitors the crosslink output
and signals the digital portion of the modulator if there
is any output when the modulator should be halted or there
is no output when it should be running. Figure 2-i6is a
block diagram of the detector. The first stage provides
a gain of 5 and drives a full wave detector. This charges
an RC circuit with a fast charge, slow decay time-constants
i	 thus providing filtering and fast response at low frequencies.
When the charge exceeds 4 volts the voltage ccAnparator triggers.
This comparator uses positive feedback to provide hysteresis
so as to minimize the effect of ripple. The comparator
output is compared to the gate signal from the digital portion
of the modulator for errors. To prevent false errors on the
start and stop of a modulator action due to the slow charge
and discharge of the RC filter • , two one shots shut off the
comparator for these periods of time.
2,3.7 Oscillator
This provides the 222Hz for the synthesizer. It has been
placed in this portion of the modulator since its .4 inch
height is too large for the digital boards.
2.4 Schematics
Drawino No.
	 TWO
893204
	 Modulator Analog No. 1
893205	 Modulator Analog No. 2
2.5 Test Results
The results of tests of the modulator signal characteristics are
shown in Table 1. These specifications are from the sales order
or from those discussed above in Section 2
- 1.	 The test procedure
gives the information that is loaded into the digital portion of the
modulator by the microcontroller through the local control panel. An
LCP was available for this testing. A list of test equipmen- used
follows:
1. Tektronix 545B with 1A4 vertical plug-in and X10 probe, P6028
2. Hewlett-Packard 5248L Counter
3. Hewlett -Packard 334A Distortion Analyzer
.^	
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^2.S.1 Activity Detector
The activity detector detects open or shorts and other failures
ti	 of the crosslink output on pll codes except NASA 5. In this
code the detector faults during normal operation when the modulation
K	 frequency is below 32 Hz. If the detection threshold is lowered
or the filter decay time constant is increased this will not happen.
Both of these changes would allow the signal to stay above the lower
error threshold during the valleys of the amplitude modulation.
However, if either change is made normal operation of NASA 4 will
cause faults. This will happen since then the time for the signal
at the filter to decay below the threshold is longer than the
4.8 MS between the sync bursts in NASA 4. Since this is only a
problem on 3 of the NASA 5 frequencies the change was not made and
the NASA 4 operation remains normal. During NASA 5 operation the
activity detector is not enabled by the software. That is, bit 3
^.;	 of the modulator control word is zero.
3.0 VOICE AND ENCRYPTER INTERFACE MODULE
3.1 Introduction
This document describes the design and implementation of the Digital Voice
Interface and Encrypter Interface module required in the Command Encoder.
3.1.1 Digital Voice Interface
The Digital Voice Interface is required to assemble the serial delta mod-
ulated voice information into 16-bit words for further processing by the
microprocessor (up).
3.1.2 Encrypter Interface
The function of the Encrypter Interface is to provide double bit input/
output buffering between the uP and COMSEC -furnished Encrypter.
3.2 Digital Voice Interface_
3.2.1 General Description
The function of the digital voice channel is to assemble the serial delta
modulated voice information into 16-bit words for further processing by the
Microprocessor (up). As shown in Figure 3-1, the channel is comprised of
a 16-bit serial -to-parallel converter, a 16-bit output register and control
logic. Channel operation is initiated by setting a control bit in the
modulator which in turn enables the 32 kHz clock. Subsequently, every
500 us. thereafter an interrupt is generated to indicate that the output
register is full and ready for use by the uP. The interface continues
running as long as the modulator control bit is set.
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3.2.2 Digital Voice Interface Detailed Description
The digital voice interface logic shown in Figure 3-2 consists of a serial
to parallel (S/P) converter, an output register, control and up interface
logic.
Input Se uence
On the leading edge of each clock pulse (32 kHz) issued from the modulator,
the logical value of the digital voice input is strobed into the first of
two 8 -bit shift registers and the 4-bit counter is incremented. At the
sixteenth input clock, the carry -out signal from the 4 -bit counter sets
the Voice Interrupt and the load clock flop. the load output buffer
register signal is enabled by the voice interrupt flop output.
On the .heading edge of the next clock pulse, the Load CLK flop is reset,
clocking the shift register data into the output registers.
a
Out ut Se uence	 i
In response to the voice interrupt, the pP will initiate a read instruction
from memory address 176046. The address decode and control logic in con-
junction with the uC CBRQS -signal, enables the data bus drivers and gen-
erates a CRACK-signal to indicate valid bus data.
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Built-In Test Equipment_ (BITE)
A test mode is available to aid in debug and fault isolation of the voice
interface logic. When the UP issues a CBRQS-signal to address 176045, the
V test flop is set. The V test- signal from this flop enables the last
stage of the 16-bit shift register to be clocked into the first stage, and
disables the normal voice data input. If the shift registers are ,first
cleared, then allowed to shift in the test mode, the output can be checked
for bit pick-up. Similarly, the test mode could be entered without a
previous clear signal, allowing a fixed pattern to be recycled through the
registers and read-out.
d
Clear Function
The voice interface logic can be cleared either by a programmed clear to
memory address 176047, or by the master clear control line signal (MSTCL-). j
Bus Interface and Control
The data bus interface is tri-state, operating at standard 54/74 series
TTL voltage levels. Bus drivers are held in the high impedance state
until a UP fetch operation from location 176046 is issued and decoded.
Drivers are National tri-state inverting buffers, Dr18098.
Bus activity is controlled by a Request (CBRQS-) signal from the uP and
an Acknowledgement (CBHACK-) signal returned from the module. The Re-
quest line initiates a bus cycle, while the Acknowledgement line signifies
the completion of the response: For a load operation, the transition of
the Request line from high to low indicates a valid address and data.
The transition of the Acknowledgement from high to low indicates that the
data has been accepted.
For a read operation, the transition of the Request line again indicates a
valid address. The transition of the Acknowledgement-.signal from high to
low signifies that valid data is available to the UP.
Voice Data and Clock Interface
The digital voice interface with the delta voice modulator shall consist
of a serial input data port and a gated output clock for synchronization.
When the modualtor is set up for digital voice multiplexing, the 32 kHz
square wave clock is enabled and sent out to the digital voice modulator.
The leading edge is to be used by the modulator to update its output data
and the trailing edge is used as a strobe within the digital voice buffer
(See Figure 3-3).
Digital Voice Data
t	 The Command Encoder shall accept digital voice data over a twisted pair
F
	
	 cable with the following characteristics:y
1
L
f	 2-98
Frequency
AMPLI' UDE
DUTY CYCLE
(When Enabled)
RISE TIM
- 32.264 KHz + o.005%
- Logic "0": 0.0 volts
	 0.5 volts
- Logic "l"c 5.0 volts
	 1.0 volts
- 50 percent + 10 percent jitter
- Less than 150 nanosec.
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(Digital Voice Data, continued)
Logic "U': 0 . 0 volts + 0 .5 volts
Logic " 1" : 5.0 volts + 1.0 volts
RISE TIME	 - less than 1 usec.
3? KHz Clock
The Command Encoder shall output a gated clock with the following characteristics:
32KHZ CLCCK
DATA IN
DUPF"ER STROBE TIME
C	 0	 i------1	 3	 i	 0
a
A161'T-A^. Vd ►CE '7"IMINC D^Ar,'l^'AM
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(Digital Voice Bata, Continued)
Twisted pair interface lines are utilized for the interface, with differ-
ential line driver and receiver combinations.
3.3 Encrypter Interface
The Encrypter interface logic basically provides single bit input/output buf.•
fering between the pP and COMSEC-furnished Encrypter. The hardware consists
of a double-buffered two bit input register, a two bit output register and
minimal control logic (See Figure 3-4).
Bit timing and synchronization are derived from the modulator interrupt. The
leading edge of the first modulator interrupt samples the input register and if
valid, its contents are sent to the encrypter. The next modulator interrupt
likewise looks at the input register, etc., but it also issues a clock pulse to
the encrypter and strobes the encoded bit into the output register. No
interrupt is generated by the encrypter interface since it would be redundant.
When employed the eherypter operation overlaps that of the modulator.
,.u-
 C LOCAL
DPrA BUl—
INPUT REG ►sTOR
	
ocl'rPvr REC/.47-R
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Figure 3-
Encrypter Interface
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3.3.1 Encrypter Interface Detailed Description
The detailed block diagram for the Encrypter Interface logic is shown in
Figure 3-5. Operation is initiated by issuing a store instruction to
memory location 176040 which sets the valid flop and strobes bits 16 and 15
of the uP local data bus into the tag buffer and data buffer, respective-
ly. When the next modulator interrupt becomes active, a control signal is
generated which transfers the contents of the two input registers and
valid flop into the buffer register and resets the valid flop. The tag
bit effectively declares whether or not the data is valid. If valid, the
appropriate "111 or 11011 line to the encrypter is activated, and if not valid,
the 'IS" line is activated. The data bits are then sent to the encryptnr
via differential drivers and upon the next modulator interrupt a clock
pulse (gated by the clock enable) is sent to the encrypter. The same clock
signal is used to strobe the contents of the encrypter ouput into the
output registers. Concurrently, the buffer registers are also updated.
Between Modulator interrupts, the clock is inhibited by the logic zero
value of the clock enable signal.
Reading the contents of the output register consists of issuing a load in-
struction from aemory location 176041. The address interface logic enables
the contents of the output buffer register onto the uP local data bus and
generates and ACKN- signal.
Figure 3-6 is a timing diagram for the Encrypter Interface logic.
External Signal Interface
The external signal interface consists of seven twisted pair wires (3 data
in, 3 data out, and one clock, all enclosed in an overall shield. Differ-
ential line drivers and receivers are utilized.
3.4 Voice Interface and Encrypter Interface Addressing
Address decode logic is common to both interface units, The decode logic is
activated when the upper 13 address bits are 17604X and performs a further
decode on the lower 3 bits to enable the appropriate control signals. A CBACK-
signal is generated in response to a correctly addressed Load or Store signal.
Table 3-1 lists the functions generated by each address decode. Locations
176045 & 176046 are unique to the Voice Interface, while 176040 & 176041 address
only the Encrypter interface. The program clear (location 176047) is common to
both functions.
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Data Bits
Address Function	 .^^	 CBD15.,	 CED14
1760ho Load Encrypter Interface Tag bit Data Bit
in ut Re isterq.
176641 Read Encrypter Output
176042 Not Used
176043 --
176044  u
17F045 Voice Interface Test
Mode
176016 Read Voice Interface irst
Output Register -7 qt Bit
17 O 7 Program Clear
Table, 3-1
3.5Detailed Logic Schematic
The detailed logic design for the Voice and Encrypter Interface Logic is
shown on the two logic drawings listed below:
DWG. No.
	
Sheet	 Logic
8932M	 1	 Voice Interface
	
2	 Encrypter Interface
4.0 COM MD ENCODER BCH ENCODER MODULE
The BCH Encoder is required for expansion of a 48-bit data word into a 128-bit
word comprised of a) three zeros or dummy bits, b) the original 48 bits, and
c) 77 special parity check bits.
4.1 General Description
A functional block diagram of the BCH Encoder is shown in figure 4-1. The hard-
ware consists of a 50 bit shift register, BCH encoding logic and appropriate
timing control. Its operation basically entails:
a. outputting the 48 data bits from the Microcontroller to the shift
register via three 16-bit word transfers
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4.1 (General Description, Continued)
b. inputting the first 16-bit word from the shift register to the micro-
processor with the 3 MSB's set to 11011.
c. issuing a "go" command to the control logic
d. waiting for an interrupt to indicate when the next 16 output bits have
been accumulated in the shift register
e. inputting the 16 bits of the shift register into the Microprocessor
(Note: interrupt response time is not critical since the hardware
automatically shuts itself down after each 16 bits),
f. repeating steps b) - d) six more times
PAR 1TY
	 T^M^^/	
ACkNVOWAOrf
	
NETWORK	 AND
CoMTADL	 /N7"r'RRuPT
1	 ^^
$o 19/1- S HIFr REG,
A4 C I_ocAL
DA ra B us
Figure 4-1 BCH Encoder Functional Block Diagram
4.2 Functional Descriptionio
The detailed block diagram of figure 4-2 identifies the component areas which
are discussed in the following sections.
4.2.1 Encoder Load Seauence
Three microprocessor (pP) store instructions (to memory locations 176024,
176025 and 176026) are issued to load bit 0 to 48 of the dual function input
shift register with the non-encoded command word. Bits 49, 50 and 51 are
cleared to zero by the shift register load clock.
The three dedicated register load signals are generated by decoding the UP
local address during each store operation.
4.2.2 Encoding
The encoding operation is initiated following the third load command which
sets the start/stop flop, enabling the 2 20 Hz modulator clock into the BCH
encoder.
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Table 4-1 BCH Encoder Address Decode Functions
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4.2.2 (Encoding, Continued)
During each clock period, the BCH encoding logic calculates even parity
on bits 4,9,12,15,16,23,24,25,26,27,30,35,36,38,39,43,44,46,47,48 and 50
of the shift register. Simultaneously a 4-bit counter is incremented 'to
keep track of the number of encoder shift pulses.
4.2.3 Encoder Output Sequence
The sixteenth clock pulse causes the 4-bit counter to overflow (carry-out)
and set the BCH interrupt flop, which in turn resets the start /stop flop.
The BCH interrupt flop is reset by the automatically genrated BCH Interrupt
Acknowledge signal from the Priority Interrupt Network. The content of
the shift register, bits 36.through 51 is read onto the UP data bus by
issuing a load instruction from memory location 176023.
The BCH Encoder is restarted by the trailing edge of the load Acknowledge
signal and four more encoding cycles must be executed to accumulate the
resultant 80 bits (16 x 5).
4.2.4 Encoder Addressing_
The address interface logic is activated when the upper 13 address bits are
17602X and performs a further decode on the lower 3 bits tr y enable the
appropriate control signals. A CSACK- signal is generated in response to
a correctly addressed Load or Store signal. Table 4-1 lists the functions
generated by each address decode.
nATA BITS
FUNCTION C13D1	 - - - - -	 - -	 - -CBD
-
..............	
-- -
Not Used
Encoder Test Mode -
Head Last {5th}Encoder Word NSB - - - - - - - - - - - -LS$
Head Encoder Words 1- 4 MSB - - - - - - -- - - - - LSB
Load Word 1 (bits 1-16 MSB - ---- -- - - - - -LSB
of command message)
Load Word 2 (Bits 1.7-32 MSB - - - - - - - - - - - - LSB
at command message
I
3 Address
f
176op-o
1.76021
176o22
176023
176024-
176025
176026
i
176027
Load Word 3 (Bits 32-48	 MSB - - - - - - - - - - - -LSB
of- command -message
Encoder Programmable Clear 	 -- -	 - —..
4.
Logic
shift register, parity logic, bus drivers
and input buffers
Control Logic, address decode logic
DWG. No.
99-3291	 11
2
I
1
1
I
^.1
r
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4.2.5 Bus Interface & Control
The data bus interface is tri-state, operating at standard 54/74 series TTL
voltage levels. Bus drivers are held in the high impedance state until a
pP fetch operation from locations 176022 or 176023 is issued and decoded.
Drivers are National tri-state inverting buffers, DM8098.
Bus activity is controlled by a Request (CBRQS-) signal from the uP and stn
Acknowledgement (BCHACK-) signal returned from the BCH Encoder. The
Request line initiates a bus cycle, while the Acknowledgement line sig-
nifies the completion of the Encoder response: For a load operation, the
transition of the Request line from high to low indicates a valid address
and data. The transition of the BCH Encoder Acknowledgement from high to
low indicates that the data has been accepted.
For a read operation, the transition of the Request line again indicates
a valid address. The transition of the Acknowledgement signal from high
to low signifies that valid data is available to the pP.
4.3 Encoder Timing
Figure 4-3 illustrates the BCH Encoder signal timing which is referenced to
the modulator clock, and the uP CBRQS signal.
4.4 Encoder Sequence Flow-Chart
A flow chart of the Encoder sequence of operation is shown in Figure 4-4.
4.5 Built-In Test Equipment (BITE)
An encoder test mode is available for aid in debug and fault isolation. When
selected, the test mode allows the SO-bit shift register toaperate in a closed
loop mode, with bit 91 fed into bit 1. Data can then be loaded into the shift
register, cycled through the normal 16-bit shift sequences, and then read out.
The parity logic output is removed from the register input in the test mode.
The Encoder remains in the test mode until a clear signal is issued.
4.6 BCH Encoder Clear Signal Generation
The Encoder can be cleared by either of two signals: a program generated clear
(address 176027) or by a uP bus signal master clear (MSTCL-).
4.7 Detailed Logic Schematics
The detailed logic design for the BCH Encoder is shown in the two logic diagrams
listed below:
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5.0 MICROPROCESSOR
The Microprocessor (UP) is an existing Raytheon (RP-16) device designed specif-
ically for data processing and control application of the type under consideration
here. It consists of an arithmetic unit, a control unit, and bus interfaces.
These are described briefly in the following paragraphs.
5.1 Arithmetic Unit
The Arithmetic Unit (AU), shown in Figure 5-1, is divided into six parts: Data
Multiplexers, Registex File, Arithmetic Logic Unit (ALU), Status Generator,
Data Drivers and Address Drivers. Multiple use is made of as much hardware as
possible. A single register file contains all program-accessible data, a
Working Register (WR) and an Address Register (AR). The WR is used both as a
data bus input register and as a holding register for intermediate results in
certain algorithms. The AR serves as a shift counter and an iteration counter
as well as a calculated address register. The Arithmetic Logic Unit performs
all data and address manipulation and a single multiplexer array, which precedes
the file input, performs all data source selection and end condition specifica-
tion.
5.2 Control Unit
The Control Unit is microprogrammed. Each micro-instruction is made up of one
or more primitive micro-operations which are executed in parallel during the
clock-pulse-to-clock-pulse time frame of the micro-instruction. Du*ing the
clock interval, the logic process is entirely combinational. When the clock
period ends, all storage elements are updated and another sequential step
in the process is completed.
The PP control unit (Figure 5-2) divides into several parts: the sequence and
control function previously described, and a number of subordinate functions,
none of which require more than a half dozen or so ICs to implement.
5.3 Bus Interfaces
The pP bus contains 16 lines of data, 16 lines of address and 4 lines of control.
A Request control line activated either by the pO or by an external source
initiates a data transfer cycle to or from a memory or 1/0 device that recog-
nizes its address on the address bus. The proper address must be on the bus
for the duration of a valid Request signal. Also, if data is being stored to
memory or I/0, this information must be placed on the data bus for the duration
of Request. Fetch or Store mode is specified by a Write control line sent from
the 0 or external source. This signal must also be established for the duration
of a valid Request signal.
A memory responds to the Request Line with an Acknowledge signal when a memory
cycle is completed. For a store, Acknowledge occurs when data has been written
into the addressed memory location from the data bus. For a fetch, Acknowledge
occurs when the contents of the addressed memory location have been placed on
the data bus. This data remains on the bus until Request terminates.
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5.3 (Sus Interfaces, Continued
An acknowledge signal for a fetch cycle received either by the UP or by an
external source causes data on the data bus to be loaded into an internal reg-
ister. For a fetch or store cycle, an active Acknowledge signal causes termin-
ation of the source Request line. Termination of Request in turn causes memory
to remove Acknowledge, completing a totally asynchronous transfer cycle.
Asynchronous data transfers are performed with I /O devices in the same manner,
with one exception. An optional fourth control line, called the Skip signal,
is used to notify the source of the status of the data transfer, and must be
valid for the duration of the peripheral Acknowledge. An activated Skip line
will cause the Microcontroller to skip over its next program instruction, The
Skip line can be activated by a peripheral for either the transfer or no
transfer condition, depending upon designer's choice.
5.4 Priority Interrupt Network
Sixteen interrupt levels are provided in the UP through the use of a Priority
Interrupt Network (PIN) module. As can be seen in Figure 5'•-S, this module con-
tains the following:
a) A 16 -bit latch, up-dated at the end of each instruction fetch
b) A 16-line priority encoder which produces a 4-bit code corresponding
to the highest level present in the latch.
c) A 4-bit "Allowed level" latch, which in conjunction with a 4-bit com-
parator determines if the highest interrupt present equals or exceeds
the allowed level determined by software. The 4 -bit latch is access-
ible in the same way as any other I/O device, and can be written into
or read from at any time.
d) A 4-bit-to-16-line decoder which issues an acknowledge level corres-
ponding to the level of interrupt being serviced.
e) Miscenaneous control logic, address drivers, etc.
Operation of the PIN is as follows:
a) Interrupt priority is established
b) Encoded level is compared with current allowed level
c) If allowed, an Interrupt Request is issued to the UP
d) Upon acknowledge from the UP, ACK(n) is issued to interrupting device
e) Concurrently with (d), the pP is prevented from putting address 0 or 1
on the bus. Instead, the PIN places address bits 3 through 15 on the
bus, while the interrupting device provides address bits 0, 1, and 2 as
shown in the following diagram:
Provided by PIN. Code is strap-
	
Provided by PIN.	 Encoded by
optioned.	 Code corresponds to the Inter-
Interrupt level 	 rupting
device.
f) The trap location to be loaded into P is obtained from memory at the
address defined by the.above scheme.
	 -
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5.4 (Priority Interrupt Network, Continued
In this fashion, each.of the two built-in levels of interrupt is expanded to
16 levels, with a corresponding 128-word trap table held in memory. As system
software dictates, the trap table can be modified dynamically, as can the
allowed level of interrupt (individual level masks are located on the devices
themselves).
5.5 CE Random Access MemorytRAM)
Two modules are required to implement the 5120 word X 16 bit CE memory. One is
a 1024 word X 16 bit bipolar two-port memory with interrupt capability, and the
second is a 4096 word X 16 bit MS two-port memory. Each module has self-con-
tained logic to interface with two independent (external master and local micro-
processor) ports. Data is provided on two 16 bait bilateral data busses and
the address information is provided on a 16 bit unilateral bus. Each port inter-
face uses two interface "handshaking" lines (Request and Acknowledge) and one
mode line (Read/Write). Also provided on the bipolar memory, are two interrupt
flops which are set when the external port writes into a specified address and
reset when the pP port reads that location. A -art selects the RAM by correct-
ly addressing the port discriminator (with the upper six address bits) prior to
generating its request signal. If this port wins, the port discriminator effect-
ively connects the memory to the appropriate port (by steering tie data, address
and mode multiplexers), and it receives a positive response from the RAM timing
logic on its acknowledge line. Once a port is selected, the RAM is busy until
the requesting port removes its request line, which in turn allows the RAM to
service other requests. Port selection is on a first come, first serve basis
with internal hysteresis resolving simultaneous requests. Note that the losing
interface will receive service within one memory cycle - 1000 ns. Conflicts
cannot occur more than once per 30us (data bus rate) and hence are insignificant.
5.5.1 CE Memory Map
Figure 5-4 is a memory map of the CE octal address spectrum. Addresses 0
to 1777 are located in the 1024 word, RAM, addresses 10000 to 17777
are located in the 4096 word RAM, while addresses 176000 to 17776 are re-
served for hardware registers by the local data bus. Each register is
accessed as a unique address in the overall address spectTem.
S.S.1 CE Interrupt Trap Addresses
'The CE interrupt trap addresses are listed below in order of ascending
priority.	 w
INTERRUPTS:
TTY 017610 Level 1
Tape Reader 017620 of
C. Ch. Mess. 017630 " 3
PMS Ch. Mess. 017640 " 4=
BCH Encoder 017670 " 7
Interval Timer 017700 " S;
Voice Int. 017720 " 10
Mod. Data S. Req. 017740 +' 12
Mod. Act. Dot. 017741 " 12.
Hung Bus Dot. 017770 " 1S
CE
ADDRESS
01
001777
010000
01/600
017777
1 K RAM
NOT
USED
4 K RAM
CE INTERRUPTS
'	 3
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CE MEMORY MAP
Figure 5-4
PERIPHERAL ADDRESSES:
ALCM *
BCH Encoder
Encrypter Inter.
Voice Interface
Pin Mask
Boot Strap
Modulator
176000
176020
176040-41
176045-47
177376
177400
176100
•
* NOT USED
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C. CE TEST SET HARDWARE
The following sections define the operation of the CE Test Set functional units.
1.0 CE TEST SET MICROPROCESSOR
The CE Test Set incorporates an RP-16 microprocessor identical to that des-
_
	
	
cribed in section B, 5.0 for the CE. Associated peripheral and memory modules
required for the CE Test Set are described in the Following sections.
1.1 Perivheral Modules
Three additional peripheral modules are required in the CE Test Set; an asyn-
chronous line control module (ALCM), a perforated tape reader/punch interface
module, and a local control panel. (LCP) interface module. The following sec-
tions briefly describe the functional operation of each module and the LCP.
Detailed operational characteristics are contained in the functional specif-
ication for each module.
1.1 1 ALCM Module
Purpose
The ALCM is a single 6 1 ' x 8 11 two-sided PCB designed to fulfill virtually
all serial asynchronous communctions applications for systems employing
the Raytheon RP-16 microprocessor. It interfaces directly to the
microprocessor I/O bus, and has on-card circuitry for sending and re-
ceiving 20 ma loop signals to/from a TTY. In addition, the capability
to interface to a Modem (e.g., 103 A2, 202 C6, etc.) is present in-
cluding the EIA RS-2320/MIL-STD-1880 drivers and receivers.
1/0 Interface Specifications,
Communctions Mode:	 Full or Half-Duplex, or Simplex
Format:	 Serial, asynchronous
Bit Rates: 110, 150, 300, 600, 1200, 2400, 4800, 9600 Baud
on-card (external clock [XMIT and RCV] pins are
available)
Character Length:	 S, 6, 7, or 8 bits
Parity:	 Eren, odd, or none
Stop Sits:	 l or 2 (1-1/2 available on 5-bit char length)
Levels:	 20 ma loop, TTL, for XMT and RCV Data, all signals
EIA RS-232C or MIL-STD-188C	 -
1.1.2 Perforated !me Reader/Punch Interface Module
Reader Interface
The Perforated Tape Reader portion of the Interface possesses the	 v
following functional characteristics:
a) Able to handle data fields up to 8-bits wide
1 2-118	 {'
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(Reader Interface, Continued)
b) Bidirectional control of tape movement
c) Able to operate in either the interrupt mode or under sole
control of the "skip" line.
d) Able to report up to two status bits of which one will cause
a program interrupt to the RP-16 providing interrupts are
unmasked and enabled.
e) Single character buffering of the data
Punch Interface
The perforated Tape Punch portion of the Interrface possesses the follow-
ing functional characteristics:
a) Able to perforate tape with data fields up to 8 bits wide
b) Able to operate in either the interrupt mode or under the
sole control of the "skip" line.
c) Able to report up to four bits of punch status of which three
will cause a RP-16 program interrupt if interrupts are un-
masked and enabled.
d) Single character buffering of the data.
1.1.3 Local Control Panel
The Local Control Panel (LCP) is a front mounted, 19-inch rack panel
which contains the necessary switches, displays, and logic to manually
control a UP. One LCP is provided with the CE system and will normally
i	 be mounted in the test set and connected to the test set UP. It could,
.i	 however, be removed from the test set and connected to the CE UP for
troubleshooting, if desired. Interface from the LCP to the UP is
through four ribbon cables to an adapter card which plugs into the card
cage adjacent to the CPU modules.
Panel Layout
Figure 1-1 shows a sketch of the front panel layout for the LCP.. A bank
of 16 lights (LED's) is provided to display selected data, while a bank
of 16 toggle switches allows the operator to enter new data. Two rotary
switches provide for Register Select and Mode Select. There is an
Execute pushbutton, as well as a Power On light and a Run light.
Block Diagram
Figure 1-2 shows a block diagram of the LCP logic and its interface to the
UP. The logic is contained on a PC board, which is mounted directly behind
the LCP front panel. Lights and switches are directly mounted on the same
PC board, minimizing assembly and inter-hiring time.
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Operation
The following table enumerates the actions taken by the LCP, dependent
on operator switch settings.	 In all cases, any of the data switches in
the up position signifies a "logic 1 11 , while the DOWNposition indicates
a "logic 0", for the corresponding bit position.	 The data lights and
switches are arranged with MSB to the left,
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1.2 CE Test Set Random Access Memory {RAM
Two memory modules provide the 6144 words of 16 bit RAM for the Test Set
Microprocessor. One module is a single port 2048 word by 16 bit MOS memory
and the other is a dual port 4096 word by 16 bit MOS memory, using one port
only. The memory I/O ports are connected to the test set local data bus
which interfaces with the CE RAM external master port.
1.3 Test Set Memos Ma
Figure 1 -3 is a memory .map of the combined CE and test set octal address
spectrum. Test set memory addresses are contiguous from location 20000
through 33777,
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001777
010000
017600
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033777
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FIGURE 1-3
1.3 Test Set Memory Ma2 (Continued)
Test Set Interrupt Tra Addresses
The test set interrupt trap addresses are listed below in .order
of ascending priority.
INTERRUPTS
TTY	 033610	 Level 1
t	 Tape Reader	 033620	 " 2
BCH Encoder	 033670	 " 7
Demodulator	 033740	 " 12
* CE Error Int.	 033750	 " 13
Hung Bus Det.	 033770	 " i5
i
Not Connected	
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Peri heral Addresses
Addresses 176000 to 17776 are reserved for hardware registers
on the local data bus. Each register is accessed as a unique
address in the overall address spectrum.
PERIPHERAL ADDRESSES
ALCM 176000
BCH Encoder 176020
Tape Reader 176120
Demodulator 176140
Encryptor Simulator 176160
Voice Simulator 176164
Pin Mask 177376
Boot Strap 177400
2.0 CE TEST SET BCH ENCODER
The test set BCH encoder module is a duplicate of the encoder module used
in the CE. Refer to section B, 4.0 for functional details.
3.0 COMMAND ENCODER TEST SET DEMODULATOR.
The Demodulator portion of the Test Set serves to decode the data contained
in each of the seven (7) types of crosslink signalsfor transmission to the
microprocessor to be evaluated. Depending on the transmission mode, data is
either accumulated into words or sent bit-by-bit onto a common 16 bit data
bus. An overview of the Test Set Demodulator showing its interfaces is shown
in Figure 3-1.
3.1 Functional Description
The Demodulator Block Diagram in Figure 3-2 shows the functional blocks com-
prising the overall demodulator. The Analog Mux buffers all transmissions
received on the crosslink line and sorts the conditioned signal to one of
six bit/word clock and data detectors. The demodulated data from the detector
in use is then loaded into a buffer for retreival by the microprocessor.
The microprocessor is a natural for performing the comparison between intended
data and that detected from the crosslink. However, it became necessary to
compromise the bit -by-bit error detection because of high data rates in some
modes. As a result, the word clock may load data in 1,5 or 16 bit words onto
the bus depending on the mode of operation.
Although each transmission mode is unique, there are similarities that allow
sharing of common hardware since only one mode is active at a time. Those
functions that utilize common hardware are as follows..
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3.1 (Functional Description, Continued)
1. input crosslink buffer used for all transmission modes
2. Input signal rectification and conditioning for NASA1, NASA2 and
NASA6.
3. Zero crossing detection common to NASA3, NASA4, NASAS and DODl-13.
4. Register #3 (16 bits) provides first half of frame sync for NASA1 and
ratio of subcarrier frequency to data rate for NASA6.
S. Register #4 (16 bits) provides remainder of NASAI frame sync or
NASAS preset factor representing subcarrier frequencies and bit rate.
6. A common envelope detector is shared by NASA3 and NASA4.
7. A data clock and preset generator function is common to NASA3, NASA4,
NASAS and DOD1-13.
8. A single set of tri-state drivers handles the demodulator data for
all transmission modes.
3.2 Design Description
3.2.1 NASAI (Fig. 3-3)
NASAI data detection requires synthesizing a phase locked clock to strobe
the BI-O-L transmitted signal. Advance knowledge of the sub-carrier fre-
quency and an initialization of one second of ones allows time for a
phase locked loop (PLL) to generate the proper frequency, lock onto the
incoming data and correct for inverse phasing. Upon proper bit detection,
a bit-by-bit search for a frame sync is conducted by comparing programmed
32 bit pattern against the sequence of transmitted data. After detection
of frame sync., data bits are accumulated and loaded into registers as 16
bit words for transmission to the microprocessor for evaluation. The
NASAI Demod Flow Chart in Figure 3.4 and Timing Diagram in Figure 3-5
clarify the NASA1 data recovery.
3.2.2 NASA2
The MHz FM sub- carrier with 5KHz deviation is transformed by a Fre-
quency to Voltage converter (ref. Fig. 3-6) into the composite of a IKHz
sine wave 100% phase modulated 2KHz sub-carrier. Two threshold detectors
establish a counting period for determination of the number of zero cros-
sings derived from a third threshold detector. Each data bit is deter-
mined by a logical comparison of the number of zero crossings to the
number two. A logic zero will produce one (1) zero crossing whereas a
logic one produces three (3) during the counting interval. The termin-
ation of an initialization sequence is detected upon receipts of a logic
zero following NLT one second of logic ones. Thereafter successive data
bits are stored in multiples of five (5) and loaded onto the data bus
from a storage register upon request. The NASA2 Flowchart shown in
Figure 3-7 and Timing Diagram in Figure 3-8 explain the logical extraction
of data.
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3.2.3 NASA3
The selection of which of 22 possible frequencies occurs in each tone
burst is made by counting the number of zero crossings that occur in a
4.5 second interval (fig. 3-9). In lieu of an accurate timer, the total
number of zero crossings is divided by the ratio of the length of the
tone burst to one-half second.
Digital comparators sort the measured tone into either an Address or
Execute category. A 256 x 4 PROM then selects which of 15 Address tones
or which of 7 Execute tones .applies (ref. fig. 3-10). A word clock
loads the 5 bits defining the frequency of each tone burst into a reg-
ister for interrogation by the microprocessor. The NASA3 Flowchart and
Timing Diagram are shown in figures 3-11 and 3-12, respectively.
3.2.4 NASA4
In order to sort the three possible types of tone burst into a sync.,
one or-zero, the number of zero crossings are counted and digitally com-
pared twice. Detection of µ sync. bit inhibits the word clock which loads
the one or zero data bits into a register for bit-by-bit evaluation by
the microprocessor (refer to figures 3-13, 3-14, and 3-15).
3.2.5 NASAS
Detection of NASA5 data-bits requires distinguishing changes in the sub-
carrier frequency with the bit times determined by the modulation fre-
quency (refer to figure 3-16, 3-17 and 3-18). Although the phasing of
the modulation envelope.may vary with respect to the bit times, the peak
half of the modulation always occurs .within a single bit time. The state
of each bit is therefore detected by counting the zero crossings of the
sub•-carrier during that time of the peak half of the modulation. Com-
parison of the measured frequency to a preloaded number representing the
average of the frequencies for data zero and data one sorts the trans-
mitted data for bit--by-bit evaluation by the microprocessor.
3.2.6 NASA6
NASA6 transmitted data bit detection is comparable to that of NASA1 but
with the PLL divided to a programmed frequency corresponding to the NASA6
sub-carrier frequency. Multiples of cycles of the sub-carrier for each
bit time occur at a programmed rate. In lieu of a frame sync. pattern, end
of the initialization is detected upon receipt of the first logic zero.
Data is then accumulated into a 16 bit word as in NASAI for retreival and
evaluation by the microprocessor (refer to figures 3-19 through 3-22).
3.2.7 DOD1-13
Detection of DOD data requires determining which of three sub-carrier
frequencies occur during each bit time (refer to figures 3-23, 3-24 and
3-25). Two hit times occur for each cycle of the triangle modulation of
the sub-carrier, which is also skewed with respect to bit time. Although
i
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3.2.7 (DOM-13, Continued)
the modulation frequency may be either SOOHz or MHz, both ze—, cross-
overs (i.e. the positive going ano the negative going) occur 6/10ths
of the way into a bit time. The resultant 4/10ths of a bit time, or
NLT 200 microseconds, is used to sample the sub- carrier frequency each
bit time. Two data lines, representing space, one or zero are clocked
into registers for bit-by-bit sampling by the microprocessor.
3.3 Initialization Requirements (Refer to Fig. 3-26)
3.3.1 NASAI with Voice (40.330 KHz)
ADDRESS
	 NAME:	 DATA OCTAL
1. 176141	 Load S.C. Freq.
	 00036?
2. 176143	 Load Reg. 4
	 First 16-bits of Frame Sync*
(MSB - CBD15, LSB - CBDOO)
3. 176142	 Load Reg. 3	 Remainder of Frame Sync*
4. 176140	 Load Control Reg.
	 100000
*Cannot be all ones
3.3.2 NASA1 without Voice ($.066 KRz)
ADDRESS NAME DATA OCTAL
1. 176141 Load S.C. Freq. 000267
2. 176143 Load Reg. 4 First 16-bits of Frame N-ync*
3. 176143 Load Reg. J Remainder of Frame Sync
4. 176140 Load Control Reg. 100000
3.3.3 NASA2
1. 176140 Load Control Reg. 040000
3.3.4 NASA3
1. 176140 Load Control Reg. TONE	 LENGTH DATA
0.5 sec. 020740
1.0 sec. 020700
1.5 sec. 020640
2.0 sec. 020600
2.5 sec. 020540
3.0 sec. 020500
3.5 sec. 020440
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RAYTHEON COMPANY RAVTHCON
ADDRZSS
	 NAME	 DATA (OCTAL)
3.3.5 NASA4
1. 176144
	
Load Control Reg. 010000
3. 3.6 NASA5
1. 176143
	
Load Reg. 4
	
FL+F2	 (V F Bit Rate
	3. 176140	 Load Control Reg.
3.3.8..1"X3
	1. 176140	 Load Control Reg.
2-155
1' 2'2(bit rate)	 in hertz)
with LSB . 20
MSB - z
004000
S. C. Fm..	 DATA
4096 000373
2048 000353
1024 000313
512 000213
256 000375
128 000355
64 000315
32 000215
16 000356
8 000336
4 000276
2 000176
S.C. FRF.(JDATA RATE	 DATA
2048 174000
1024 176500
512 177000
256 177400
128 177600
64 177700
32 177740
16 177760
8 177770
4 177774
2 177776
002000
001000
2. 176142	 Load Reg. 3
1RAYTHEON COMPANY RAYTHEONE 0 U 1 P M E N T
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3.4 Outgut Data Definition
-
NASA 1
	 MSB - (16n+1) th bit after Frame Sync detected
LSB . (16n+16) th bit after From Sync detected
Where a - 091,2,3.,...,..
NASA 2
	 MSB - (5n+1) th bit following initialization of ONES
LSB - (5n+5) th bit following initialization of ONES
Where n - 09192,3........
(First word after initialization must start With a ZERO)
NASA 3
	 Frequency of Tons Burst	 MSB LSB
1025	 0 0001
1097
	
0 0010
1174	 0 0011
1262	 0 0100
1352	 0 0101
1447	 0 0110
1549	 0 0111
1750	 0 1000
1860	 0 1001
2000	 1 0001
2270	 1 0010
26$0	 1 0011
3000	 1 0100
3305	 1 0101
3621	 1 0110
3850	 1 0111
4250
	
0 1010
4550	 0 1011
5155	 0 1100
5451	 0 1101	 I
5790	 0 1110
6177	 0 1111
NASA 4	 Zero - 18 cycles	 Logic 0 (CBDO)
One - 36 cycles - Logic 1 (CBDOO)
Sync - 54 cycles - Transmission inhibited
NASA 3
	
Lower Frequency - Logic 1 (CBDOO)
Higher Frequency - Logic 0 (CBDU)
NASA 6
	
MSS - (16n+1) th bit after first ZERO following
initialization of ONES
LSB - (16n+16) th bit after first ZERO following
initialisation of ONES
Where n
_	 DOD 1-13	 If CBD/1 - Logic ZERO, then CBDO/ - Valid Data
(ZERO - 76 KHs, ONE - 95 KHz)
If C5001 - Logic ONE, Data - SPACE (65 XRz)
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3.5 Test Set Limitations
3.5.1 NASA1 and NASA6
A potential for improper data decoding of NASA 1 and NASA 6 modes exists
•*
	
	
if the phase locked oscillator fails to lock onto and distinquish from
zeroes with logic ones transmitted during the initialization period. The
effects of parameter variations due to temperature, voltage, aging, etc.
has not been evaluated. If incorrect data detection occurs during theAir
	
	
initialization, lack of detection of the frame sync will inhibit all
word clock. interrupts.
3.5.2 NASAS
Proper detection has limitations imposed by the wide range of arbitrary
modulation and sub -carrier frequencies; namely:
a. Modulation frequency range - 8Hz to 1200 Hz
b. Sub -carrier frequency range - 7000 Hz to 21000 Hz
c. Separation between sub-carrier frequencies corresponding
to a logic 0 and 1 - Unspecified
-•	 Hardware limitations preclude the use of many filters required to extract
the modulation envelope necessary for decoding the data over the wide
range of allowable modulation frequencies (2 1/2 octaves). However, the
use of a frequency counter and oscilloscope has verified the command
encoder is generating the proper crosslink waveforms.
3.6 Test Set Demodulator Functional Breakdown
BOARD jAl
(T. S.01)
893206 (3 sheets)
MK
BOARD -. 2
(TiS. 0#)
893207 (3 sheets)
! 
Ll
N
Input Buffer & Conditioning Zero Crossing Generator
(Nls N3 1 N4p N5, N6, DGD)
Input Signal Sorting
NASA 2 Data Detectiono Accumulation and Word Clock Generation
Data Bus Buffering & Control Register
NASAl/NASA 6 Bit Clock Generation & Transmitted Data
Detection
NASA 1 Frame Sync Detection
Data Register #3 (Shared NASA I Frame Sync or NASA 6
Subcarrier/Data Rate Ratio)	 t
Data Register #4 (Shared NASA I Frame Sync or NASA 5 Preset)
NASA 1/ NASA 6 Data Accumulation and Word Clock Generation
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3.6 (Test Set Demodulator Functional Breakdown Continued
HOARD	 Data Clock & Preset Generation 03, N4 ., N5, DOD)
(T.S. 061
693208 (S sheets)	 NASA 3 & NASA 4 Modulation Envelope Detection
NASA 3 Tone Selection and Word Clock Generation
NASA 4 Tone Selection and Word Clock Generation
1
NASA 5 Modulation Envelope Detection
NASA 5 Data Detection & Word Clock Generation
DOD Modulation Envelope Detection
DOD Data Detection & Word Clock Generation.
Board #04	 Interrupt, Address and Control Logic
(T.S. ^8)
893209 (3 sheets)	 Manual Test Data Interface
Output Data Sorting and Buffer Register
Data Bus Drivers
4.0 DIGITAL VOICE AND ENCRYPTER SIMULATOR MODULE
This section describes the design and implementation of the Digital Voice
Generator and Encrypter Simulator module required in the Command Encoder (CE)
Test Set. The Digital Voice Generator enables the uP to insert. simulated
digital voice in the NASA 1 output data messages, while the Encrypter Simu-
lator serves to verify operation of the CE Encrypter Interface logic.
4.1 Digital Voice Generator, General Description
The digital voice generator enables the ul t to insert simulated digital voice
in the NASA l output messages and hence compare the received baseband de-
madulator output with that transmitted. The generator, shown in the functionbl
block diagram of Figure 4-1, provides up selection from one of three fixed
data patterns for serial transmission to the CE Digital Voice Interface unit.
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1	 DIGIM VOICE GM. BOCK DIAGRAM
4.2	 Digital Voice Generator Detailed Description
The digital Voice generator provides simulated serial data patterns to the
•: CB voice interface unit at a 32 KRz rate.
	 Three fixed data patterns are
provided; 1010 - -, 001100 - - -, and a walking "1" pattern, with selection
under control of the test uP.
s` Pattern selection is performed by issuing a up
 read instruction from address
f.. 176164, 65 or 66, depending upon the pattern desired.
	 The detailed block
diagram of Figure 4-2 shows the logic referenced in the following discussion.
s•
} 4.2.1	 Pattern 1010 - - - and 003100 - - - Generation
A four stage counter (A) is incremented on lie leading edge of each data
voice clock.	 The first three outputs of the co ,mter serve as address
signals for two 8/1 multiplexing units.
	 One	 multiplexer has inputs
alternately connected in a 01010101 pattern, while the other is connected
f in_a 001100 .11 pattern.
	 Multiplexer outputs are gated by the pattern
a
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4.2.1 [Pattern 1010 - - - and 001100 - - - Generation, Continued)
selection control logic, allowing the selected multiplexer output to be
transmitted to the CE voice interface unit.
4.2.2 Walking Bit Pattern Generation
The walking bit pattern starts with a "I" in the first bit position of the
first voice word to be included in the NASA 1 format with digital voice.
In the second word the "I" will appear in the second bit position, and so
on. Since there are eight contiguous voice words in each digital voice
block of the output message, the walking bit would normally advance only
to the eigth bit position and then restart at bit position one of the
next block. A second walking bit has therefore been included to start
at position eight and advance with each word to the sixteenth bit position.
The walking bit generator employs two 8-bit parallel input shift registers,
two 1/8 demultiplexers and a 3 stage counter (B). At the start of the
voice sequence, the demultiplexers address counter is initialized to zero
count, resulting in a logic t1 1 11 being loaded into each shift register
eight bit position. The shift registers are then shifted sixteen times
with the voice clock and the output gated to the interface driver. A
carryout signal is generated by counter A on the sixteenth clock pulse,
incrementing counter B one count. The demultiplexer outputs are now
loaded into bit position seven of each shift register, and the sequence
is repeated. A timing diagram for the digital voice generator logic is
shown in Figure 4-3.
4.2.3 Clear Function
The voice generator logic can be cleared either by a programmed clear to
memory address 1761667, or by the master clear control line signal (MSTCL-)
activated by a local control panel switch setting.
4.2.4 Digital Voice Generator Interface
The digital voice generator interface with the CE consists of input
voice clock and a serial data output port. The input clock is a 32.264
KHz t 0.005% square wave signal. A logic 110 11 = 0.0 volts t 0.5 volts
and a Logic "1" = 5.0 volts t 1.0 volts. The input signal is fed into a
differential line receiver, while a differential line driver transmits the
serial data out. Both interface lines are twisted pairs.
4.3 Encrypter Simulator
The primary function of the encrypter simulator is to only verify the operation
of the encrypter interface signals. Accordingly, the interface simply contains
logic that, under control of the test set operator, either repeats or inverts
	 -;
the incoming data, and retransmits it back to the CF.
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4.3.1 Detailed Description
As shown in Figure 4-4, the leading edge of the input clock strobes the
incoming data into three D-type flip-flops. If the "S" signal is a
logical one, the data is returned to the CE unmodified. If the "S"
signal is a zero, the "1" / 110}1 data is either returned or interchanged
(via the 2/1 multiplexers) depending upon the state of the single bit
control flip-flop sat by the up.
Encrypter Simulator Interface
The input interface consists of four signals: data "I", data 11411, data
clock, and ' 1S". The output interface consists of a data 11111 out, data
110" out, and "S" out. Line drivers and receivers are differential, and
interface cabling consists of seven twisted pairs in.an  overall shield.
4.4 Voice Generator and Encrypter Simulator Interface Addres sin
Address decode logic is common to both units. The decode logic is activated
when the upper 13 address bi'^s are 17616X and perfirms a further decode on the
lower 3 bits to enable the appropriate control signals. A CRACK- signal is
generated in response to a correctly addressed Load or STore signal. Table
4-1 lists the function generated by each ,^ddress decode. Location 176164,
176165 and 176166 are unique to the voice generator logic, while 176160 add-
resses only the encrypter simulator. The program clear (location 176167) is
common to both functions.
1II Alfa
Address Function CM1 - --	 - - - CBD
1761.60 Complement Encrypter Data
176161 Not Used
176162 Not Used
176163 Not Used
176164 Enable Voice 0011 - - - Pattern
176165 Enable Voice 0101 - - - Pattern
176166 Enable Voice Walking Bit Pattern
176167 Programmable Clear For Voice
Generator & Encrypter Simulator
TABLE 4-1
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4.5 Detailed Logic Schematic
The detailed logic design for the voice generator and Encrypter simul^+i:or
logic is shown on the two logic drawings listed below:
DWG. K0.	 SHEET #
	
LOGIC
893203	 1
	
Digital Voice Generator
2
	
Encrypter Simulator and Address
Logic
4.6 Miscellaneous
 
Logic
Also located on this module are the following miscellaneous logic functions:
4.6.1 PHSI Clock Source
1 MHz PHSI clock source for the Test Set BCH Encoder, and the Hung Sus
detector logic (Logic Sheet. 2).
4.6.2 Hung Sus Detector
Hung Bus detection" .logic for the Test Set microprocessor. If a bus
request (CBRQS) is not answered with a bus acknowledge (CRACK), the
microprocessor would remain in a loop indefinitely. The Hung Bus
detector will allow an unanswered GBRQS for about 16 uses and will then
issue a CRACK. A LED on the Test Set front panel will be lit and an
interrupt to the UP generated. The LED may be extinguished either by
a digital voice generator and encryptor simulator clear, or by the UP
bus Master Clear.
4.6.3 TTY Half-Duulex Control Logic
The current switching circcit required to implement the TTY half duplex
mode of operation is located on this board (Logic Sheet 1). The voltage
generated whenever a TTY key is depressed is sensed by a biased 8F20
differential receiver. This receiver then drives a 75450 switching gate
to interrupt the TTY input current, resulting in the corresponding TTY
printout. When the TTY MODE switch S2 is in the full duplex mode (FD),
the-switching circuit is bypassed.
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D. COMMAND ENCODER $ TEST SET PACKAGING
1.0 INTRODUCTION
The Command Encoder (CE) and Command Encoder Test Set are each contained in
individual cabinets containing a logic assembly and power supplies. Inter-
connection between the units is via seven cables attached to the connector
panels on the rear of each-cabinet. A single fan in each unit provides forced
air cooling. Section 2 describes the packaging approach for the Command
Encoder and Test Set. Sections 3, 4 and 5 describe the module layout, inter-
connections and power requirements.
2.0 PACKAGING DESCRIPTION
2.1 Command Encoder
The Command Encoder is housed in a Premier 2118 cabinet (see Figure 1). The
module cage assembly is mounted one inch behind the Local-Control Panel* on
the front panel mounting flange. Three power supplies are.mounted on stand-
offs on the base plate toward the rear of the cabinet (see Figure 2). Con-
vection cooling should be adequate to prevent excessive heat build up. The
heated air should pass out thru the louvred rear panel and the perforated top.
A fan is provided to direct air up thru the logic tray to prevent any thermal
buildup in the cabinet. A power control panel is located on the front of
the cabinet.	 This power panel (see Figure 6) contains the AC ON-OFF switch,
Power on indicator, AC line fuse. Three LEDS are provided to indicate "HUNG
BUS", "POWER STATUS" and "RUN". A master CLEAR switch resets the CE circui-s.
2.2 Test Set
The Test Set for the Command Encoder resides in a Premier 3118 cabinet (see
Figure 3). A remex RRS7300 paper tape reader is located near the top of the
cabinet. The signal connections from the tape reader are hard wired to the
logic tray and enter the tape reader via Jl at the rear of the same. This
signal wiring is shown in Table 4. Three power supplies are mounted on stand-
offs on the base plate toward the rear of the cabinet (see Figure 2) to prevent
radiated heat from adversely affecting the modules in the 100c cage which
is mounted at the front of the cabinet 3 1/2 inches below the tape reader and
1 inch behind the Lccal Control Panel. A fan is mounted on the base plate
below the logic tray. This fan will provide a steady stream of air directed
thru the logic tray thus assisting in the removal of any heated air. The
back of the cabinet is louvred and the top is perforated to allow the exit of
any heated air. A power control panel (see Figure 7) is mounted below the LCP
panel and contains the AC power ON/OFF switch, Power indicator and AC line fuse.
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2.2 (Test Set, Continued)
"HUNG BUS" and "PHASE LOCK" indications are displayed by two LEDS. A two pole,
two position s %,itch permits changing the Teletype Mode from Half-Duplex to
Full-Duplex. 'Manual clock generator and Manual data select switch are pro-
vided to aid in debug of the demodulator. "BUF DATA" may be monitored on this
panel.
2.3 DC Power
Three power supplies are provided for the command encoder and for the test
set. The supplies are:
+5 Volts @ 36 Amperes Sorenson SIMS-36
+12 Volts @ 1 Ampere Sorenson PTM12-LP
-12 Volts @ 1 Ampere Dual Supply
+15 Volts @ .8 Ampere Sorenson PTM15-.8D
-15 Volts @ .8 Ampere Dual Supply
The power distribution system is shown on Drawing AJM- 75-5-1. In addition
to the AC fuse on the power control panel, each supply has its AC power fuse.
3.0 MODULE LAYOUT
The location of the modules in the Command Encoder is -shown in Table 1 which
also gives the power consumption of each, as well as the DIP count.
The modules in the CE Test Set are located via Table 2. DIP count as well
as sower consumption is also depicted here.
3.1 Module Layout Drawings
The module layout drawings for the modulator digital and analog sections of
the CE are shown in figure 8 through 12.
TABLE 1
CONKAND ENCODER MODULE LOCATION
L
BOARD DC POUR
LOCATION MODULE FUNCTION TYPE AIT1'S IC COW DRAWING #
I Modulator Analog 1 WW +5_.500 1:3
a
893204
2 NA +15=3.0
a
3 -X15=3.0
4 Modulator Analog 2 WW & 893205
5 NA
6 Modulator Digital 3 WW 1.102 41 893184
7 NA
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BOARD	 DC POWER
LOCATION MODULE FUNCTION TYPE (WATTS) IC COUNT DRAWING #
8 Modulator Digital 2 WW 1 .273 52 893183
9
10 Modulator Digital 1 WW .530 36 893185
11 NA
12 Tape Reader (prewired)*" WW 853862
13 NA
14 VOICE/ENCRYPTRR I/F WW 2.18 36 893202
15
16 BCH WW 1.58 42 893201
17 NA
18 FUTURE SPARE (MIA A) WW
19 NA
20 FUTURE SPARE (MIA B) WW
21
22 FUTURE SPARE (INPUT
HANDLER) WW
23 TERMINATOR MODULE PC 893216
24 4KX16 2 PORT MEM PC 13.3 48 853581
25 IKX16 2 PORT MM PC 13.1 48 893217
26 PIN (Priority Int. Net) PC 5.0 37 853868
27
28 ALCM (TTY Interface) *** PC 5.0 45 853834
29 2KX16 RAM (prewired) PC
30 AU (Arithmetic Unit) PC 47 851702
31 CU (Control Unit) PC 25.0 48 853545
32 LCP (Control Panel) * PC 7.0 37 **893214 or
8536719
WW = Wire Wrap board
* = No Malco Socket
NA = Space occupied by adjacent module
PC - Printed Circuit Board
a* = Replaced by LCP Jumper card when Command Enco(ter is under control of I
All power For +5 volts except as noted.
**#= Not Used
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TABLE 2
j CE TEST SET MODULE LOCATION
BOARD DC POWER
LOCATION MODULE FUNCTION TYPE ATTS IC COUNT	 DRAWING #
1 Demodulator 1 WW 30 893206
2 NA
3 * y
4 Demodulator 2 WW 46 893207
5 NA +5=45.0
6 Demodulator 3 Ww +15=3.0 44 893208
-15=3.0
7 NA
8 Demodulator 4 WW 35 893209
9
10 (Connector tie points) WW NA NA
j 11 NA
12 VOICE/ENCRYPTER SIM. WW 4.2 39 893203
13 NA
14 BCH ENCODER WW 1.58 42 893201
15
16 SPARE WW
17 NA
18 FUTURE SPARE (MIA A) WW
19 NA
20 FUTURE SPARE (MIA B) WW
21
22 SPARE WW
23 TAPE READER I/F PC 5.0 43 853862
24 SPARE PC
25 4XX16 2 PORT MEM (RAPE) PC 7.7 48 853581
26 PIN PC 5.0 37 853868	
a
27
28 ALCM PC 5.0 45 853834
RAYTHEON COMPANY ^evTWFnN
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BOARD DC POWER
LOCATION	 MODULE FUNCTION TYPE (WATTS) ICS T DRA1"r ING #
29 2KX16 MEM	 (RAM) PC TBD TBD 851707
30 AU PC 47 851702
31 CU PC 25 48 853545
32 LCP PC 7 37
853679
WW = Wire Wrap board
* = No Malco Socket
NA = Space occupied by adjacent module
PC = Printed Circuit Board
All power for +5 Volts unless otherwise noted.
4.0 DEVICE TECHNOLOGY
Table 3 lists the technology used for the majority of the logic for each
unit in the CE and Test Set.
TABLE 3
Unit
	 Logic Type
CE Microprocessor
	 Standard TTL
CE Modulator - Digital
	 Low Power TTL
CE BCH Encoder
	 Low Power TTL
CE Voice /Encryptor Interface 	 Low Power TTL
CE 1K Memory	 Schottky and Std. TTL
CE 4K Memory
	 MOS
Test Set Microprocessor
	 Standard TTL
Test Set Demodulator
	 Standard TTL
Test Set BCH Encoder	 Low Power TTL
Test Set Voice/Encryptor Sim.	 Low Power TTL
Test Set 2K RAM	 MOS
Test Set 4K RAM	 MOS
5.0 SIGNAL INTERCONNECTION
Signals between the Command Encoder and the CE Test Set will be transferred
via cables attached to connectors on 3 1/2 panels at the rear of each un.t
(see Figure 4). The signal allocation for each connector is shown in Tables
4 6 S. Note that the Teletypewriter may be connected to either cabinet via
JI on the connector panel. The internal wires from the connectors are wire-
wrapped to the logic tray. All signals are transferred by either twisted
pair or coaxial cable.
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III . COMMAND ENCODER SOFTWARE
1.0 SOFTWARE REQUIREMENTS/PERFORMANCE
Inputs to the CE are received from three logical sources:
(a) Command Channel, for processing instructions and
commands; (b) Performance Monitor System (PMS) Channel,
for validation data feedback; (c) digital voice input.
Inputs (a) and (b) are through the two-port RAM (presumably
via the Input Interface Unit or the Test Set). Status in-
formation is generated for both (a) and (b) and is avail-
able via the two-port RAM.
The Coding and Format Generation unit accepts 19 different
types (6NASA and 13DOD) of commands, formats them, encodes
therm, and drives the programmable modulator. In addition,
NASA1 commands may be time multiplexed with digital voice
data. All DOD commands are passed through the encrypter
interface. A transparent data mode is accepted in all com-
mand types, except NASA3 and NASA4.
The Coding and Format Generation unit also accepts valida-
tion data from the PMS channel and performs the requested
validations and retransmission as necessary.
1.1 Functional Operation
The overall functional operation of the CE is depicted in
Figure 1.1. As can be seen from the flow diagram, once the
presence of a new command is detected, the Auxiliary Computer
first reads the memory location in the CE containing the
status word (CCSW). If the Command Instruction (CI) request
bit and the Data Block (DB) request bit are set, the compute
writes appropriate information into the instruction, data
block and Command Channel Message (CCMSG) locations of t`,e
CE's input memory. Receipt of the CCMSG precipitates :n
Input Interrupt which initiates the processing of the new
command by the Coding and Format Generation Unit !CFG). This
unit buffers the input data block and updates the CCSW to in-
dicate that a new DB can be transmitted. The command instruc-
tion is decoded, and the modulator unit is set to start the
initialization sequence. The modulator's data request inter-
rupt is serviced until a command word is completed, at which
time the interval timer is set for 30 ms (validation response
overdue time).
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r 4 ± 	 When the auxiliary computer detects the presence of valida-
tion data, it checks the Performance Monitor System Channel
E	 Status Word (PMSSW), transfers data to the appropriate input
k	 memory buffer, and issues a PMS Channel Message (PMSMSG).
Receipt of the PMSMSG generates the PMS Interrupt causing
the CE to perform the requested validity checks and update
the PMSSW.
t
E	 The above sequence is repeated for each command word until
the DB is complete. The cycle is resumed with the next DB
and continues until the last DB is complete.t.
The presence of higher priority commands within the Auxiliary
Computer requires the issuance of a "filPRI" CCMSG to effect
an orderly abortion of the command presently in progress.
1.2
	 Data Tcrminology
The Conmiand Instruction specifies a FILE of data to be
processed by the Couunand Encoder. The file is composed of
up to 511 DATA BLOCKS. Each block consists of 1 to 16
`	 RECORDS. Each record starts on a RP-16 WORD boundary and
is composed as dictated by the particular format type (64
'	 bit max.). Each input record is transformed by the Coding
4	 and Format Generation Unit into an output record composed
as dictated by the format type (160 bit max.).
I!	 1•3	 Bufferi ng
F	 Command channel input (CI and DB) is double buffered. To
effect the buffering within a reasonable time, a buffer
swapping approach is used. This adds complexity to the
Inj;ut Interface Unit but expands the range of addressable
locations from 511 to the entire CE memory.
The original Auxiliary Computer to Input Interface unit
message formats are summarized in Figure 1.2. The CE
MEMORY ADDRESS field specified an address in the CE memory
which was to be the starting address for the requested
transfer. The specified address will, instead, contain the
starting address. That is, all I/O by the Input Interface
unit to the two-port RAM will be indirect.
The Command Encoder I/O buffer memory map is shown. in
Figure 1.3.
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The Command Vord will contain the following information:
!.H
'	 11 t^	 FicW Des-nation
1 - i
	
Corn •:vir.l e! nc - "hree -bi • code for a Command Word Sync.
3 - 3	 C ' A • i•'• .I - Fite - hit co0e which identifia - s that the CE must
rc^p ,• , ;%t:e tran s mitted Cnmmand Word.
9	 13	 V­­!,! 	 Fir: r! 	 Five-bit cop e used for e-termining the
er.*i. .ill mo, : e nI the CF: as fell,.wsr
9 - ..e+or+ 1ee.vve aJ Colainand Data Word
10 - 5.•nd BITE 5:atus
1! - M.s..trr Rcr.t
12 - Transinit/Receive
I; - 4.d.lres+ - 141t•atirien warn CF: Memory Address specifies
: ia!outp +:t buffer meniory location or the external con-
trol reb istvr w.'t'n-n the Co ating and Format Generation Unit.
f RAYTt-ECN COMPANY
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-
Bits Fielal Dettriotior.
14	 - 22	 CE Memory Aadr,•	 -	 Nine -bit code tlrat Vcntifies the address
of the eomrn.,ndv-woilcr n:.mory location.
	 Zhi+ cofc .,:su aata-
tificc a starting address for a imiltiple-wore data tran>fer.
23	 - 27	 ftl_ncl; I,enerh	 -	 Five-bit cote that i.:c,.tifies tl: .•
 ncr.-5cr of 2:.a
words to be transmitted or received.
	
For a non-zero cot!,-. t%r
Cl-.' will transmit / receive words frcn-.!to : • . onotonic.,!y i::, rras-
inj addresses et.irting at Cic sfeeified C% rn•:rnory address.
28 Parity	 -	 Ocd Parity.
!	 Comrnarr! U.,ta %Vnrr!	 CD%V)
The Comman •1 Data Word will contain ti-,c following information.
Bits Field P,eacriptinn
t 1	 - 3	 D,ta Sync	 - % twee-bit coc:c for a Command Data Word sync.
O"AJ 4	 - 8	 CF. AddreFs	 -
	 Five-bit code which ider.tifirs twat CF. r.r-t
accept t y re transmirted i oainiar.a Wta WorC.
9 24	 Data	 Contains the data to be traisferrcd into the CE.
t 25	 - 27	 Pattern code for message validity tat.
28 Parity	 -	 Odd parity.
3	 RecponsP I;ata Word {RDti )
W
The Response Data '.ti'ord will contain the fo ; iowrng information:
R`ts Field DrSrrii-tion
It I	 - 3	 Data Svnc	 -	 Three-bit cote for a nesar• nse Data Wcrd %:n,-.
4	 - 9	 CF. Addrr •rs	 -	 Fivc-bit cor.r which identifies that the C:: is
f rcnl,onding to the Command 3':ord.
r
9	 -24 D . tta	 -	 Contains the rrquccted d..ta.
i 25 Prover Statu,	 -	 Indicates the occurrence • ' a CE po-aer down/
power up sequence since the transrn,saion of *he last : nc: %s	 ge.
26 Unused
27 Validity ( BITE)
	 -	
Indicates the states of the CE.
2B Parr - Odd parity.
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	1.4
	 Formatting
Output Record Formats for the 6 NASA types and the 13 DOD
types is specified in Section Ii, A2.5. Transparent mode
(i.e., no formatting or encoding) leads to new definitions
of some types of input records. These are specified in 4.4
of this section.
	
1.5
	 Validations
Bit-by--bit and Echo validations will be done on an output
record basis. It is assumed that PMS data will be returned
in Output Record Formats. No validations will be done in
transparent mode.
	
2.0
	 BLOCK DESCRIPTION
Figure 2.1 dep.cts a block diagram of the logical breakdown.
of CE software functions.
	
2.1	 Command Channel Interface
Intercepts Command Channel interrupts, decod< , s the Command
Channel Message, updates the Command Channel Status Word
(CCSW), and signals the appropriate action.
	
2.2	 (Output Format Generation Module
Performs all Command Channel handshaking, ins'-ruction decod-
ing, and command formatting (see Figure 2.2 for detailed
block diagram). It also starts the modulator.
	
2.3
	
Modulator Driver/Validation Control (MDVC)
Accepts a record from the Output Format Generator and passes
it to the modulator data interrupt handlers. It times the
validation response and &nitiates retransmission on valida-
tion failures.
	
2.4	 PMS Channel Interface
Intercepts PMS channe: interrupts, performs the requested
validation, and updates the PMSSW. it passes validation
control information to the MDVC.
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2.5	 Modulator Data Interrunt Handlers
Upon receipt of a modulator data
tickles the modulator appropriat
it is transmitted; oth.eiwise, an
mitted.
2.6	 Voice Inte rr upt Handler
Accepts voice data and places it
buffers. The data is accessible
interrupt handier for [NASA 1 and
request interrupt, it
ely: if data is available,
appropriate gap is trans-
ia one of two 8-word
by the modulator data
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	3.0
	 DESIGN APPROACH
	 t^
The main design goal was to construct a framework which
would facilitate modularization of the software tasks and
allow well defined modules to be developed independently.
However, execution time overhead must be minimized to
prevent slowing down the modulator unit.
This goal was achieved by using simple, WAIT-SIGNAL, syn-
chronization procedures as system primitives. In effect,
these procedures channel through a singJe dispatcher the
timing signals transferring control between tasks. This
concentration of control allows the development of diag-
nostic routines to simulate external stimuli.* It also
provides a convenient point for inserting error checks at
debug time.
To minimize execution time while the Modulator is active,
modulator data requests are handled asynchronously while
Formatting continues in background mode. In c_eneral, all
interrupt handlerF to data processing routine communication
is suffered by the synchronizing procedures. This permits
sequential processing despite the introduction of asynchro-
nous evenus caused by double buffering.
	
3.1	 Task Structure and Coroutines
Figure 3.1 details the communication between the main sofr.-
ware modules. It also delineates the tasks and interrupt
service routines which may be thought of as parallel proces-
ses or Coroutines. The algorithms executed by each co-
routine follows the same basic scheme:
1. Wait for an event to occur.
The event could be an interrupt such aG a modulator
data request, a command channel message, voice data,
etc. The event could also be the indication that
some ether coroutine has completed an assigned
function.
2. Perform some function.
3. Signal that the function has been done.
4. Go back to (1) .
Performing a function may also require waiting for an event,
leading to the more involved structures of Task 1 and Task 2.
Not developed.
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3.2	 Semaphores
3.2.1
	
Analysis
The communication between coroutines has been simplified to
the sending and receiving of timing signals to indicate that
an event has occurred. Since coroutines are running essen-
tially asynchronously more events may occur than can be
acknowledged. That is, more signals ma ,  have been sent then
have been received. The inverse situation is also true; the
number of received signals cannot exceed the number sent.
Therefore, a variable must be maintained defining thu number
of signals sent, but not yet received. Such a variable is
called a semaphore. Also, a variable must be maintained in-
dicating that a coroutine is waiting to receive an event.
If for some semaphore i
the number of signals sent
R(i) = the number of signals received
and initially S(i)  = R(i)  = 0. Then
0 < R(i) < S(i) 15 R(i) + max,
where MAX is the upper limit of integers associated with the
semaphore, must always be true. Since in practice, the range
of integers is much larger than the Number of unconsumed
signals that can occur we ignore this constraint and expound
the following synchronizing rules of semaphores:
1. If the operation WAIT,i) is started at a time when
R < S(i), then R(i) is increased by one and the
receiver continues; but if R(i) = S(i) , then the
receiver_ is delayed in a task queue associated with
the semaphore i.
2. The operation SIGNAL(i) increases S(i) by one; if
one or more tasks are waiting in the queue associ-
ated with semaphore: i, then one of them is selected
and enabled to continue, and R(i) is increased by
one.
For additional detail refer to:
Brinch-Hansen, Per-Operating System Principles
Madnick, S. and Donovan J. - Operating Systems
i
(i) _
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3.2.2	 Implementation
L. Since R (i) < S(i) 	 we can replace these two variables by a
single variable P where
P(i) = 0 when R(i)	 = SW
and	 P(i) >	 0 when R(i) <	 S W
If P W	 is negative,	 1P(i)1	 represents the number of tasks
waiting for an event. 	 (In the present COMMaild Encoder
System, this will never be greater than one.)
	 Therefore,
the Wait and Signal functions are redefined as follows:
1.	 The WAIT(i)
	 operation decreases P(i)
	 by one;
if P(i)< 0 the receiver continues; 	 if P(i)>_ 0
1L11 the receiver is placed on the task queue associ-
ated with semaphore 1.
2. The SIGNAL(i)
	 operation increases P(i)	 by one,
if P(i) 5 0 a task is taken off the semaphore
(i)	 queue and enabled to continue.
Since semaphores are common variables, operations which
' modify them must be excluded in time.	 Therefore, both the
WAIT and SIGNAL functions run with interrupts di-sabled.
3.3	 Coroutine Outlines
{	 The following descriptions are rough outlines of the co-
routine logic. They are intended only to demonstrate the
communication between the coroutines. Figure 3.2 shows a
detailed operational flow with processing overlap indicated.
3.3.1	 Command Channel Message Handler
1. Wait for CCMSG interrupt.*
La 2. Check for valid CCMSG word.
	 If invalid set proper
status bit anti GO to
	 ( 4) .
i
3. Signal	 (XSNCI)
	 to indicate that a Command Instruc-
tion has been received, and/or Signal	 (XSNDB)	 to
indicate that a new Data Bl .ck has been received.
4. GO BACK TO	 (1) .
3.3.2	 TASK 1
1. Wait	 (XSNCI)	 for a new CI to be sent.
RTES corresponds to enabling the correct level interrupt.
u
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2. Check for a valid CI; if invalid set proper status
bit and go to (4). D•icode CI and initialize
modulator.
3. (a) WAIT (XSNDB) for a new Data Block to be sent.
(b) Check for valid word count; if invalid set
proper status bit and go to (a).
(c) (i)	 'WAIT (XSMTY) for an empty output record
buffer.
(ii) Format an input record.
(iii) SIGNAL (XSFUL) that a buffer is full.
(iv) If that was the last record in the
block go to (d) ; else go to (i) .
(d) If that :vas the last block, go to (4); else
go to ( a) .
4. Go to (1) .
3.3.3	 TASK 2
1. Wail (XSFUL) for a full output buffer.
2. (a) Send data to Modulator Data Interrupt Handler (MDIH).
(b) Wait (XSMDTA) for a data request from MDIH.
(c) If validations necessary, set up PMSSW and
start timer.
(d) Wait (XSTIMR) for timer runout or validation
complete signal.
(e) If validations fail and re-send	 0 go to (a).
3. Signal (XSMTY) to indicate that buffer is available
for more data.
4. Go to (1) .
3.3.4 PMS Message Handler
1. Wait for a PMSMSG interrupt.
2. (a) Check for a valid PMSMSG, if invalid set
proper status bit and go to (1).
(b) Perform requested validations and set status
bits accordingly.
3. If all validations have been performed, signal (XSTIMR).
4 . Go to (1) .
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3.3.5	 Modulator Data Interrupt Handler
]. Wait for modulator data interrupt.
2. If data available, send next unit of data to
modulator, and go to (3). Else send appropriate
null data and go to (1).
3. If that was the last unit in buffer, SIGNAL (XSMDTA)
to request more data.
4. Go to (1) .
a
4
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4.0	 Detailed Flowchart Description
4.1.1	 Initialization and Dispatcher
At system initialization, the I/O buffer memory area
(Figure 1.3) and the TCB and semaphore area (Figure 4.1)
are set to the initial state. The dispatcher (XDISP,
Figure 4.2) is then entered. This routine gets the
address of the first TCB and checks if it is blocked.
Since it is not, the address of the TCB is placed in XDDRUN,
indicating that it is running (active). The contents of the
register save area of the TCB (Figure 4.4) are placed in the
appropriate registers and execution is transferred to the
new command instruction (NCI) processing routine.
4.1.::	 Semaphore Wait Operation
The NCI (Figure 4.5) routines first action is to check if
there exists a command instruction. This is accomplished
by performing a WAIT operation on the new command instruc-
tion semaphore (XSNCI). The XWAIT routine (Figure 4.3)
decrements the count field of the given semaphore and checks
its contents. If the value is negative, nothing is available
and so the calling routine is blocked from further processing.
This is done by sitting the blocked bit in the TCB whose
address is in XDDRUN. The register contents at entry to
XWAIT are saved in the TCB in the appropriate slots, the
address of the TCB is placed in the first SEMAPHORE WAITER
field of the given semaphore, and control is returned to
the dispatcher.
XDISP next finds that the second TCB is not blocked and starts
it (MDVC). MDVC (Figure 4.7) performs a WAIT on the buffer
full semaphore, XSFUL, and a sequence identical to the above
is performed. However, at this time, XDISP finds no TCB' that
is unblocked and so repeats the sequence.
4.1.3	 Command Channel Interrupt Service
Eventually, a CI and a data block (DB) will be transmitted to
the CE and followed by a Command Channel Message (see i'igure
4.9 for handshaking conventions). The CCMSG causes an inter-
rupt to the CE processor which transfers control to the Com-
mand Channel Interrupt Service (CCIS) routine (Figure 4.8).
The first check made by this routine is to determine whether
the CCMSG is a HIGH PRIORITY indication, which would abort
any ongoing processing. If not a HIPRI, the CI request bit
is checked in the CCSW. If the request bit is set and we
do not get a CI, something is wrong. If the CI was sent, a
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SIGNAL operation is performed on XSNCI and the CI request
bit is reset. Since the DB request bit is always set when-
ever the CI request bit is set, we check if a DB was trans-
mitted. If so, a SIGNAL is performed on XSNDB and the
request bit is reset. on exiting control is returned to
the previously running routine.
	
4.1.4	 Semaphore Signal Operation
The SIGNAL routine (XXSIG, Figure 4.3) increments the count
field of the given semaphore. If the resultant is zero, or
negative, it indicates that someone is waiting for this
signal. In that case, the first TCB WAITER (which is a TCB
address) has its blocked bit reset and is removed from the
wait list.
	
4.1.5
	 Command Instruction Processing (A)
The dispatcher (XDISP) finds the TCB unlocked and resumes the
task with the appropriate register contents as stored in the
TCB. This restarts the NCI (Figure 4.5a) immediately follow-
ing the WAIT operation. Then, miscellaneous initializations
are performed and C1 v;.Iidity checks made. IF the CI is
valid, it is disassemlled and placed in the working CI buffer.
The CE 'busy' bit is set and the appropriate modulator initiali-
zation routine is .:alled,
4.1.6 NASA 1 Modulator Initialization
Figure 4.10 shows the NASA 1 Modulator initialization routine
(INASAI). This routine sets, appropriatel y , flags and an
interrupt count for the one second of ones. The modulator
control register and synthesizer registers are also set accord-
ingly. The path control flag (PCF) is set for repeat, the next
path control flag (NXTPCF) is set for the INIT path. The modu-
lator data buffer is set to all ones. The modulator "M"
counter is set to 0 and the "N" counter is set to 16. Just
before returning to NCI, the modulator's START bit is set;
thereby starting the modulator processing on the data buffer,
which immediately causes the first data request interrupt.
-tie modulator interrupt causes control to be transferred to
the modulator data interrupt handler (Figure 4.11) whic:l uses
the PCF to determine which path to follow. Since the PCF was
set for set for REPEAT in INASAI, the modulator word count
(MWC) is decremented and, if not zero, a normal interrupt
return is made (i.e., enable interrupts and return to previously
running routine with proper register contents).
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4.1.7
	
Command Instruction Processing (B)
NCI is eventually returned control and, after some miscel-
laneous initializations, checks to see if a DB is availa;,)le.
This is done by performing a WAIT operation on XSNDB
(Figure 4.5b). Since a SIGNAL operation had previously
been performed by CCIS, the WAIT operation returns immed-
iate).y. If the word count is valid, the DB buffer addresses
are swapped with the second DB buffer and the DB request bit
is set. The temporary block count (TBC) is incremented and
the block processing routine (BLKCTL) is called.
4.1.8	 Block Processing and Formatting
BLKCTL (Figure 4.0) controls the processing of the command
words within a block. After miscellaneous initializations,
a WAIT is performed on XSMTY (wait for buffer empty). This
wait returns immediately. (This semaphore was initialized
to 2 (Figure 4.1) indicating that 2 empty buffers are avail-
able). Therefore, the next empty buffer is taken for use.
The address of this buffer (the "output buffer") is passed
to the proper formatting routine among with the address of
the current input data word.
The NASA 1 formatting routine (FNASAI, Figure 4.12) takes
the vehicle address and the system address from the CI
working buffer and left justifies them in the output buffer.
Next, 40 bits of data are transferred from the input data
buffer to the output buffer. 'lhe address of the buffer is
then sent to the BCH encoder driver which does the encoding
and returns with the parity bits in the output buffer. The
formatting routine then returns to BLKCTL.
BLKCTL then performs a signal on the buffer full semaphore
(XSFUL) which discovers a waiting task and unblocks it.
If the data in the DB is not exhausted, the input buffer
pointer is advanced to the .Zext input data word. The WAIT-
FOR-EMPTY to SIGNAL-THAT-FULL cycle is repeated until all
available buffers are filled (in the current system, this
r
	 count is 2). The next WAIT then causes B1,KC.TL to be blocked
until a buffer is emptied by the modulator driver. Eventually,
the DB is exhausted. Enough WAITS are performed on XSMTY to
ensure that the last filled buffer has aeen t:-ansmitted. Then
the verified 'block count (VBC) field on the °'C'SW is updEted,
if appropriate.
BLKCTL then returns to NCI which will loop through the entire
cycle until all specified data blocks have been processed.
Just before starting processing the last block, the CI request
bit is set, in the CCSW, allowing a new CI to be sent while
u
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the last one is still being processed. When the last
block is complete, if it was a NASA 1, 2, or DOD type CI,
the Halt flat is set and we wait for a new CI. Otherwise,
the modulator is halted and we wait for a nca CI.
4.1.9 Modulator Driver/Validation Control
When BLKC'TL was waiting for an empty buffer, the dispatcher
gave control to the modulator driver/validation control task
(MDVC Figure 4.7). Control was returned to the point immedi-
ately following the WAIT-On--BUFFER-FULL operation, indicat-
ing that a buffer is, indeed, full. The address of the
buffer is retrieved, temporary transmit count (TTC) is
initialized, and th ,2 modulator interrupt handler data buffer
pointer is set to the full buffer. Then MDVC waits for the
modulator interrupt handler to indicate tha l- the buffer data
has been transmitted. If validations had been requested. the
TTC is decremented, the 30 ms timer is started, and the task
waits for XSTIMR.
Control is returned when (1) all requested validations have
been completed, or (2) when the 30 ms. timer runs out. If
validation has failed or if the timer runs out, the buffer
is retransmitted until TTC goes to zero. When the buffer
has been transmitted for the last time, a signal is performed
on XSMTY and the cycle starts over.
4.1.10 Modulator Data Interrupt Handler For NASA 1 (MDIHNI)
During the time that BLKCTL was formatting and filling the
first two buffers, MDIHN1 (Figure 4.11) was being given con-
trol approximately every 400 sec. (Assuming NASA 1 with
voice.) For 2492 interrupts it simply decremented, the MWC
and returned to the currently running routine (repeat path).
On the next interrupt, it enabled the digital voice inter-
face (INIT PATH). On the 2500th interrupt, the path control
flag (PCF) is set for the SYNC path and the MWC is set to 2.
The first time through the SYNC path, the MWC is decremented
and, since it is not zero, the first half of the sync code
is loaded into the modulator data buffer. The second time
through, MWC is decremented to zero. Since the voice flag is
set, the PCF is set to VOICE, NXTPCF is set to DATA, MWC is
set to 8 and the modulator data buffer is loaded with the
second half of the sync code.
The VOICE path is then taken for 8 times. On the eight entry,
the PCF is set to the contents of the NXTPCF and the MWC is
set to 2. This will cauEe control, in this case, to transfer
to the DATA path. The DATA path will output two words (lb-bit)
from the output buffer and return control to the VOICE path
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placing DATA as the NXTPCF until DWC = 0. Then the NXTPCF
is set to SYNC, the PMS initialization routine is called to
allow validation data transfers, a signal is performed on
XSMDTA to indicate to MDVC that the output buffer has been
transmitted, the data available flag is reset (BUFPTR), the
NULL flag is reset, and the DWC is set to 8 (to ensure that
128 zeros are sent in the event that data is unavailable
when t..e data path is again taken.)
The MDI11N1 continues until the halt flag is set. An orderly
shutdown is then executed ending with a signal on XSMHLT
indicating that the modulator is, indeed, turned off.
4.1.11	 PMS Channel Routines
When the modulator data interrupt handler had completed trans-
mittiag on output word, it called the PMS initialization
routine. This routine checks the CI working buffer to deter-
dine if validations had been requested, and if so, sets
appropriate flags for MDVC and the PMS Interrupt Service (PCIS)
routine (Figure 4.13).
When the AUX computer receives validation feedback, it deter-
mines which validations have been requested and transmits the
proper data using the PMS Channel Handshaking Conventions
(Figure 4.14). When PCIS receives the FMS MSG and associated
data, it checks if the giver validation data was requested.
If so, the comparison of the appropriate input buffer with the
current output buffer is made. The PMS Status Word (PMSSW)
is updated appropriately, a:: well as flags for MDVC.
When all validations have been received, the 30 ms timer is
stopped. A SIGNAL operation is performed on XSTIMR to infor,
MDVC of the validation completion.
4.2	 TRANSPARENT MODE DESCRIPTION
F
A transparent data mode is provided for all transmission types
except NASA 3 and NASA 4.
f i	 4. 2. 1
	 NASA 1, NASA 6
If the transparent mode bit is set in a NASA 1 or NASA 6 CI,
the word count is intezpreted as the number of contiguous
160 -bit words in the DB. (NOTE: The word count field of the
CI starts at zero. Zero indicates one word.)
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4.2.2 NASA 2, DOD
mode, the TYPE code for DOD' s
 
is meaningless.
n transparent mode will cause the special
ld to be interpreted as the word length. The
interpreted as the number of the specified
n the buffer. The word length must be a
bits. The above is also true for NASA 2.
transparent mode is invoked using format
to that the special parameters field specifies
d length plus 7 for this type.
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